

# Low-Frequency Noise Behavior of nMOSFETs with Different Al<sub>2</sub>O<sub>3</sub> Capping Layer Thickness and TiN Gate

Danghui Wang  
School of Materials Science and  
Engineering  
Xi'an Shiyou University  
Xi'an, China  
wdhyxp@163.com

Eddy Simoen, Bogdan Govoreanu,  
Stefan Kubicek, Julien Jussot, B.T.  
Chan, Nard Dumoulin-Stuyck, Iuliana  
Radu, Dan Mocuta  
imec  
Leuven, Belgium  
Eddy.Simoen@imec.be

Cor Claeys,  
ESAT  
KU Leuven  
Leuven, Belgium  
cor.claeys@kuleuven.be

**Abstract**— In this paper, the impact of the thickness of the high- $\kappa$  Al<sub>2</sub>O<sub>3</sub> capping layer on the low-frequency noise performance of nMOSFETs with 8 nm SiO<sub>2</sub> and TiN gate metal has been investigated. It is shown that the predominant 1/f noise is governed by the number fluctuations mechanism. The presence of an Al<sub>2</sub>O<sub>3</sub> cap increases the noise Power Spectral Density and, hence, the oxide trap density.

**Keywords**— Low-frequency noise, Al<sub>2</sub>O<sub>3</sub> capping layer, Oxide trap density, TiN gate

## I. INTRODUCTION

The threshold voltage ( $V_{th}$ ) and the effective work-function of an MOSFET with high- $\kappa$ /metal gate can be tuned using an appropriate capping layer. Normally, Al<sub>2</sub>O<sub>3</sub> is one of the popular capping materials for tuning the  $V_{th}$  of pMOSFETs [1],[2]. At the same time, it has been shown that deposition of a high- $\kappa$  layer on an SiO<sub>2</sub> interfacial layer increases the effective trap density  $N_{ot}$  [2],[3] and degrades the gate stack reliability [4]. These oxide defects can trap and detrapp electrons and holes, which cause number fluctuations of carriers during the transport process in the channel between Source and Drain, giving rise to increased 1/f or flicker noise.

There is currently a strong interest in the implementation of quantum computing on a Complementary Metal-Oxide-Semiconductor (CMOS) platform. Several integration schemes exist, whereby one popular way to define a quantum dot is by electrostatically creating a potential well, using different gates [5]-[7]. This can be achieved by combining metal gates deposited on different gate stacks, corresponding with a different threshold voltage  $V_{th}$ . In the potential well, a quantum bit as information carrier is stored. Such devices are extremely sensitive to the presence of traps in the vicinity of the qubit, so that defect characterization is of high importance for a proper understanding, modeling and optimization of the qubit performance.

In this paper, the impact of the thickness of the high- $\kappa$  Al<sub>2</sub>O<sub>3</sub> capping layer on top of an 8nm SiO<sub>2</sub> gate dielectric of bulk nMOSFETs with TiN metal gate has been investigated using the input characteristics and low-frequency noise. It is shown that the predominant 1/f noise behaves according to the number fluctuations model. The oxide trap density near the SiO<sub>2</sub> interface has been extracted and compared for the different Al<sub>2</sub>O<sub>3</sub> capping layer thicknesses using the power

spectral density (PSD) of the input-referred voltage noise, showing an increase compared with the cap-free references.

## II. EXPERIMENTAL DETAILS

The n-channel devices have been defined by e-beam lithography, with different geometries  $W \times L$ : 0.1  $\mu\text{m} \times 1 \mu\text{m}$ ; 1  $\mu\text{m} \times 1 \mu\text{m}$  and 1  $\mu\text{m} \times 10 \mu\text{m}$ . Three types of gate dielectric stacks, represented schematically in Fig. 1, have been processed, consisting of 8 nm thermal SiO<sub>2</sub>; 8 nm SiO<sub>2</sub> + 5 nm Al<sub>2</sub>O<sub>3</sub> deposited by Atomic Layer Deposition (ALD) and 8 nm SiO<sub>2</sub> + two times 5 nm Al<sub>2</sub>O<sub>3</sub>.




Fig. 1. Schematic of the three types of gate stack studied.

According to the input drain current – gate voltage ( $I_d - V_g$ ) transfer characteristics in linear operation ( $V_{DS}=0.05$  V), the presence of an Al<sub>2</sub>O<sub>3</sub> cap results in a higher threshold voltage  $V_{th}$ . The  $V_{th}$  increases from 0.4 V to 1.4 V (5 nm Al<sub>2</sub>O<sub>3</sub>) and to 1.55 V (10 nm Al<sub>2</sub>O<sub>3</sub>) for the 1  $\mu\text{m} \times 10 \mu\text{m}$  nMOSFETs in Fig. 2.

For noise measurements, the devices were biased in the linear operation region at a drain voltage  $V_{DS}=0.05$  V and the drain current was stepped from weak to strong inversion, from a drain current of about 10 nA up to 10  $\mu\text{A}$ . The input-referred voltage noise Power Spectral Density (PSD) ( $S_{VG}$ ) is derived from the measured drain current noise PSD ( $S_I$ ) by dividing with the transconductance squared ( $g_m^2$ ). As shown in Fig. 3, the obtained noise spectra are predominantly of the 1/f' noise type (flicker noise) with  $\gamma$  close to 1.

## III. RESULTS AND DISCUSSION

According to Fig. 4, the normalized current noise PSD ( $S_I/I_d^2$ ) at a frequency  $f=10$  Hz exhibits a plateau in weak inversion and a roll off with  $I_d$  in strong inversion, for all devices investigated. This strongly suggests that the 1/f noise is due to number fluctuations [8]-[11] and can be

interpreted in terms of trapping/detrapping by defects in the SiO<sub>2</sub> at a distance between about 1 and 2 nm from the interface with the silicon substrate. This is further confirmed by the comparison of the normalized noise with  $g_m^2/I_d^2$ , in Fig. 5.




Fig. 2. Input characteristics corresponding with the reference nMOSFETs (upper), the nMOSFETs with 5 nm Al<sub>2</sub>O<sub>3</sub> (middle) and the devices with 10 nm Al<sub>2</sub>O<sub>3</sub> (lower).




Fig. 3. Low-frequency noise spectra for a 1 μm x 1 μm reference nMOSFET with 8 nm SiO<sub>2</sub>, measured at V<sub>DS</sub>=0.05 V and different I<sub>d</sub> (10 nA, 100 nA and 1 μA).




Fig. 4. Normalized current noise PSD as a function of the drain current in linear operation for 1 μm x 10 μm nMOSFETs, corresponding with the three gate stacks studied.




Fig. 5. Normalized current noise PSD at 10 Hz as a function of the drain current in linear operation for 1 μm x 10 μm nMOSFETs, corresponding with the three gate stacks studied. It is compared with  $g_m^2/I_d^2$  in each case.

For MOSFETs, the number fluctuations  $1/f$  noise PSD can be used to derive the oxide trap density at the interface of the gate stacks. This follows from the correlated mobility fluctuations model, given by [8]-[11]:

$$S_{Vg} = S_{VFB} \left( 1 + \alpha_C \mu_{eff} C_{EOT} \frac{I_d}{g_m} \right) \quad (1a)$$

with the flat-band voltage noise PSD given by:

$$S_{VFB} = \frac{q^2 N_{ot}}{W L k_B T C_{EOT}^2 \alpha f} \quad (1b)$$

In Eq. (1a),  $\alpha_C$  is the Coulomb scattering coefficient,  $\mu_{eff}$  the effective low-field mobility, while in Eq. (1b)  $q$  is the elementary charge,  $k_B T$  is the thermal energy,  $W$  and  $L$  the effective width and length of the gate,  $f$  is the frequency and  $C_{EOT}$  is the capacitance density corresponding with the Equivalent Oxide Thickness (EOT). The parameter  $\alpha (=1/\lambda)$  is the attenuation factor of the electron wave-function in the gate oxide. If assuming elastic tunneling, one can demonstrate a unique relationship between the trap depth  $z$  and the frequency  $f$ , given by [9]-[11]:

$$z = \alpha^{-1} \ln[1/(2\pi f \tau_0)] \quad (2)$$

with  $\tau_0$  the Shockley-Read-Hall recombination lifetime at the Si/SiO<sub>2</sub> interface, for which a typical value of  $10^{-10}$  s is assumed. Thus, a  $1/f$  noise spectrum can be converted into an oxide trap density profile with depth with respect to the Si/SiO<sub>2</sub> interface according to Eqs (1)-(2).

Figure 6 compares the  $N_{ot}$  values for the three studied gate stacks at 10 Hz, indicating that the deposition of an Al<sub>2</sub>O<sub>3</sub> cap layer results in an increase of  $N_{ot}$ . It is also clear that the trap density profile in the SiO<sub>2</sub> is rather uniform, which is in line with the frequency exponent close to 1.




Fig. 6. Oxide trap density versus trap depth derived from the flat-band voltage noise PSD for the three gate stacks studied ( $1 \mu\text{m} \times 10 \mu\text{m}$  nMOSFETs).

From the foregoing, it can be concluded that the deposition of an Al<sub>2</sub>O<sub>3</sub> layer on top of 8 nm SiO<sub>2</sub> leads to a degradation of the oxide quality, due to the increase of the oxide trap density in the vicinity of the Si/SiO<sub>2</sub> interface. This is in line with previous observations for Al<sub>2</sub>O<sub>3</sub> cap pMOSFETs [1],[2],[4]. There, it was shown that the deposition of such a  $V_{th}$  shifter yields a roughly one decade increase in  $N_{ot}$ , for the case of an SiO<sub>2</sub> interfacial oxide with 2 nm HfO<sub>2</sub> on top. However, there the traps were aligned

with the valence band in silicon. In nMOSFETs, we are probing oxide states close to the silicon conduction band.

One can speculate on the origin of such a degradation of the oxide. It has been for example put forward that the TiN metal gate can cause a gettering of oxygen, creating oxygen vacancy traps [12]-[14]. However, from the result of the reference transistors with a TiN gate on top of SiO<sub>2</sub> it can be concluded that this is not the main reason for the oxide trap creation. Indeed, the values found for the trap density in Fig. 6 are typical for good thermal oxide transistors [8]-[11],[15]. Apparently, it is the deposition of the Al<sub>2</sub>O<sub>3</sub> layer that leads to a higher  $N_{ot}$  in the gate stacks with a cap layer. This could possibly result from the in-diffusion of Al during ALD, which has been shown to correspond with a higher trap density [1],[2].

#### IV. CONCLUSIONS

The low-frequency noise of nMOSFETs with 8 nm SiO<sub>2</sub> and different Al<sub>2</sub>O<sub>3</sub> cap thickness has been investigated. It is shown that the higher  $1/f$  noise PSD found for the capped devices can be ascribed to an increase in the oxide trap density, possibly related with the in-diffusion of Al.

#### ACKNOWLEDGMENT

The devices have been fabricated in the frame of imec's Program on Quantum Computing.

#### REFERENCES

- [1] E. Simoen, A. Federico, M. Aoulaiche, R. Ritzenthaler, T. Schram, H. Arimura, M.-J. Cho, T. Kauerauf, G. Groeseneken, N. Horiguchi, A. Thean, F. Crupi, A. Spessot, C. Caillat, P. Fazan, Y. Son, and K. B. Noh, "Low-frequency noise assessment of border traps in Al<sub>2</sub>O<sub>3</sub> capped DRAM peripheral MOSFETs," *Semicond. Sci. and Technol.*, vol. 29, p. 115015, Sep. 2014.
- [2] C. Claeys, R. Ritzenthaler, T. Schram, H. Arimura, N. Horiguchi, and E. Simoen, "Low-frequency noise assessment of work function engineering cap layers in high-k gate stacks," *ECS J. Solid St. Sci. Technol.*, vol. 8, pp. N25-N31, Feb. 2019.
- [3] E. Simoen, R. Ritzenthaler, T. Schram, M. Aoulaiche, A. Spessot, P. Fazan, H.-J. Na, S.-G. Lee, Y. Son, K. B. Noh, H. Arimura, and N. Horiguchi, "Low-frequency noise analysis of DRAM peripheral transistors with La cap," *International Conference on Solid-State and Integrated Circuit Technology (ICSICT, Guilin, China)*, IEEE Explore, pp. 1631-1633, 2014.
- [4] E. Simoen, R. Ritzenthaler, M.-J. Cho, T. Schram, N. Horiguchi, M. Aoulaiche, A. Spessot, P. Fazan, and C. Claeys, "Low-frequency noise assessment of the oxide trap density in thick-oxide input-output transistors for DRAM applications," *ECS J. Solid St. Sci. and Technol.*, vol. 5(6), pp. N27-N31, May 2016.
- [5] S. Oda, G. Yamahata, K. Horibe, and T. Kodera, "Coupled quantum dots on SOI as highly integrated Si qubits," *IEDM Tech. Dig.*, pp. 13.3.1-13.3.4, Dec. 2016.
- [6] L. Bourdet, L. Hutin, B. Bertrand, A. Corna, H. Bohuslavskiy, A. Amisse, A. Crippa, R. Maurand, S. Barraud, M. Urdampilleta, C. Bäuerle, T. Meunier, M. Sanquer, X. Jehl, S. De Franceschi, Y.-M. Niquet, and M. Vinet, "All-electrical control of a hybrid electron spin/valley quantum bit in SOI CMOS technology," *IEEE Trans. Electron. Devices*, vol. 65, pp. 5151-5156, Nov. 2018.
- [7] S. Bonen, U. Alakusu, Y. Duan, M. J. Gong, M. S. Dadash, L. Lucci, D. R. Daughton, G. C. Adam, S. Iordănescu, M. Pășteanu, I. Giangu, H. Jia, L. E. Gutierrez, W. T. Chen, N. Messaoudi, D. Hareme, A. Müller, R. R. Mansour, P. Asbeck, and S. P. Voinigescu, "Cryogenic characterization of 22-nm FDSOI CMOS technology for quantum computing ICs," *IEEE Electron Device Lett.*, vol. 40, pp. 127-130, Jan. 2019.
- [8] G. Ghibaudo, O. Roux, Ch. Nguyen-Duc, F. Balestra, and J. Brini, "Improved analysis of low frequency noise in field-effect MOS transistors," *phys. status solidi (a)*, vol. 174, pp. 571-581, 1991.

- [9] E. Simoen and C. Claeys, "On the flicker noise in submicron silicon MOSFETs," *Solid-State Electron.*, vol. 43, pp. 865-882, May 1999.
- [10] G. Ghibaudo and T. Bouchacha, "Electrical noise and RTS fluctuations in advanced CMOS devices," *Microelectron. Reliab.*, vol. 42, pp. 573-582, May 2002.
- [11] E. Simoen, H.-C. Lin, A. Alian, G. Brammertz, C. Merckling, J. Mitard, and C. Claeys, "Border traps in Ge/III-V channel devices: Analysis and reliability aspects," *IEEE Trans. Device and Mater. Reliability*, vol. 13, pp. 444-455, Dec. 2013.
- [12] H. Kim, P. C. McIntyre, C. O. Chui, K. C. Saraswat, and S. Stemmer, "Engineering chemically abrupt high-k metal oxide/silicon interface using an oxygen-gettering overlayer," *J. Appl. Phys.*, vol. 96, pp. 3467-3472, Sep. 2004.
- [13] M. P. Agustin, H. Alashareef, M. A. Quevedo-Lopez, and S. Stemmer, "Influence of AlN layers on the interface stability of HfO<sub>2</sub> gate dielectric stacks," *Appl. Phys. Lett.*, vol. 89, pp. 041906/1-3, Jul. 2006.
- [14] K.-I. Seo, D.-I. Lee, P. Pianetta, H. Kim, K. C. Saraswat, and P. C. McIntyre, "Chemical states and electrical properties of a high-k metal oxide/silicon interface with oxygen-gettering titanium-metal-overlayer," *Appl. Phys. Lett.*, vol. 89, pp. 142912/1-3, Oct. 2006.
- [15] M. Valenza, A. Hoffmann, D. Sodini, A. Laigle, F. Martinez, and D. Rigaud, "Overview of the impact of downscaling technology on 1/f noise in p-MOSFETs to 90 nm," *IEE Proc.-Circuits Devices Syst.*, vol. 151, pp. 102-110, Apr. 2004