Solving a 112-bit Prime Elliptic Curve Discrete Logarithm Problem on Game Consoles using Sloppy Reduction

Joppe W. Bos
Marcelo E. Kaihara
Thorsten Kleinjung
Arjen K. Lenstra

Laboratory for Cryptologic Algorithms,
École Polytechnique Fédérale de Lausanne,
Station 14, CH-1015 Lausanne, Switzerland

Peter L. Montgomery

One Microsoft Way,
Microsoft Research,
Redmond, WA 98052, USA

Abstract We describe a Cell processor implementation of Pollard’s rho method to solve discrete logarithms in groups of elliptic curves over prime fields. The implementation was used on a cluster of PlayStation 3 game consoles to set a new record. We present in detail the underlying single instruction multiple data modular arithmetic.

Keywords: Elliptic curve discrete logarithm; Pollard’s rho method; Cell processor; SIMD; negation map

1 Introduction

The security of elliptic curve cryptography (ECC) [36, 40] is based on the difficulty of the elliptic curve discrete logarithm problem (ECDLP). The two most common versions use prime fields and binary extension fields, respectively. Currently, the best methods to solve large scale ECDLPs are variants of Pollard’s rho method [44].

We describe an implementation of Pollard’s rho method to solve prime field ECDLPs on the Cell processor, the processor that is the heart of the Sony PlayStation 3 (PS3) game console. The underlying modular arithmetic is targeted at single instruction multiple data (SIMD) platforms and is mostly branch-free. It can take advantage of prime moduli of a special form using efficient “sloppy reduction.” We used the implementation to set a new prime field ECDLP record for a 112-bit prime of the proper special form. The calculation was performed on EPFL’s cluster of about 215 PS3s.

The previous prime field ECDLP record, reported in 2002, involved a 109-bit prime [17]. The following may explain the apparent lack of interest to set new ECDLP records. The expected cost to solve a particular ECDLP on any combination of platforms can be extrapolated from a relatively short calculation, given implementations of Pollard’s rho method. Cryptographically relevant ECDLPs turn out to be firmly out of reach, despite occasional improvements of Pollard’s rho method. Given easy estimation of overall cost and infeasibility of cryptographically relevant problems, not much is gained by solving an ECDLP, in particular of a cryptographically irrelevant size. This is unlike integer factorization where the only convincing way to show the feasibility and estimate the cost of a record-breaking calculation is completing it (cf. the orders of magnitude difference between the actual cost reported in [33] and the estimate in [45]).

Besides investigating algorithmic improvements, it is relevant to study if and how new processor architectures affect the cost of solving ECDLPs. This concerns any device that allows implementation of Pollard’s rho method and occasional communication of its results. Per device, it suffices to provide an implementation, to measure its long term yield, and to extrapolate. An example of such a study focuses on binary extension field ECDLPs [2]. It comprises various types of desktop processors, the Cell processor, graphics cards, field programmable gate arrays, and application specific integrated circuits. It is even possible to harvest cycles on cellphones [52], but it remains to be seen if that affects ECDLP feasibility.

We present a parallelized implementation of Pollard’s rho method on a cluster of PS3 game consoles, devices that are relatively inexpensive given their processing power. The parallelization exists on five distinct levels: each PS3 runs independently of all others, on each
PS3’s Cell processor six cores work independently of each other, and each of these cores simultaneously runs 50 times two interleaved 4-fold SIMD processes. The top two levels are merely ‘embarrassingly parallel’, the first at the physical PS3 level, the other provided by the Cell processor’s multi-core design. The 50 simultaneous copies serve to amortize a high cost modular inversion, interleaving is done to improve throughput, and 4-way SIMD exploits the core’s arithmetic instruction set.

The first projects on EPFL’s PS3 cluster concerned cryptographic hash collisions [49]. To ascertain the cluster’s reliability and stability for projects requiring long integer arithmetic, a rough version of Pollard’s rho method for prime field ECDLP was run for a few weeks. Because it turned out to work satisfactorily and because no other project was ready to be deployed, it was left running. As this soon led to the completion of a non-negligible fraction of the total expected work for the ECDLP at hand, it was decided to further optimize the code and, some misgivings notwithstanding, to attempt to solve it. Although our choice of improvements that could be carried through was limited by the early design decisions (as we did not want to start afresh), the overall expected runtime was reduced by more than 60% in the course of the calculation. It may be further reduced by adopting a variety of changes in the initial design [6].

Apart from the prime field ECDLP record, we consider if the method from [19] can be applied to ECDLP as well, and we present an efficient 4-way SIMD binary modular inversion and a fast branch-free sloppy reduction and normalization modulo primes of the form $2^{2\ell} + m$, for relatively small $\ell, m, c \in \mathbb{Z}_{>0}$. These methods are designed for cryptographic applications in a SIMD environment. The sloppy reduction may not be suitable for cryptographic applications, because it can produce an incorrect result. When solving ECDLPs, however, it suffices if calculations are most of the time correct: as expected based on our heuristics, sloppy reduction never produced an incorrect result. Many of these methods can be used on SIMD platforms other than the Cell processor, such as graphics cards. Finally, this paper led to the study of the negation map reported in [13].

This paper is organized as follows. Section 2 presents the general ECDLP, with Section 2.1 defining the prime field ECDLP that is solved in this article. Section 3 describes the state of the art of Pollard’s rho method and our design choices, and includes some of our findings from [13]. The Cell implementation is described in Section 4: sloppy reduction in Section 4.4, the new ECDLP record in Section 4.6, and a discussion of potential implications for larger prime fields in Section 4.7.

**Related work.** A Cell processor implementation of Pollard’s rho method to solve a particular type of binary extension field ECDLPs (namely, for Koblitz curves [37]) is presented in [15] and is part of the larger implementation project [2] cited above. As far as we are aware ours is the first paper describing a Cell processor implementation of Pollard’s rho method to solve prime field ECDLPs, though parts of it were prepublished as [12]. Our modular arithmetic uses methods from [9]. Other efficient methods for modular arithmetic on the Cell appeared in [21, 20, 11]. Applications of such arithmetic to run the elliptic curve factorization method [39] on the Cell have been explored in [7] for small numbers in the number field sieve [38] cofactorization step, and in [14] to factor (large) composites of the form $2^{2M} - 1$.

**2 The prime field ECDLP**

Let $F_p$ denote a finite field of prime cardinality $p > 3$. Any $a, b \in F_p$ with $4a^3 + 27b^2 \neq 0$ define an elliptic curve $E_{a,b}$ over $F_p$. The group of points $E_{a,b}(F_p)$ of $E_{a,b}$ over $F_p$ is defined as the zero point $\mathbf{0}$ along with the set of pairs $(x, y) \in F_p \times F_p$ that satisfy the short Weierstrass equation $y^2 = x^3 + ax + b$, with the following additively written group law. For $c \in E_{a,b}(F_p)$ define $c + \mathbf{0} = c + \infty$. For non-zero $c = [(x_1, y_1), d = [(x_2, y_2) \in E_{a,b}(F_p)$ define $c + d = \infty$ if $x_1 = x_2$ and $y_1 = -y_2$. Otherwise $c + d = [(x, y)$ with $x = \lambda^2 - x_1 - x_2$ and $y = \lambda(x_1 - x) - y_1$, where $\lambda = \frac{y_2 - y_1}{x_2 - x_1}$ if $x_1 \neq x_2$ (thus $c = d$) and $\lambda = \frac{y_1}{x_1}$ otherwise. Thus, using these affine Weierstrass coordinates to represent group elements, doubling (i.e., $c = \infty$) is different from regular addition (i.e., $c \neq \infty$).

Let $A, I, M, S$ and $\mathcal{D}$ denote the average cost of addition, inversion, multiplication, and squaring, respectively, in $F_p$. The cost of regular addition in $E_{a,b}(F_p)$ is $6A + I + 2M + S$, and doubling can be done in $8A + I + 2M + 2S$. For relevant sizes of $p$ it is safe to assume that $I$ is much larger than $A$, i.e., at least $I > 5M$ when using software (in hardware the difference can be made smaller [30]). Our choice of curve parametrization and arithmetic is further explained and discussed below.

Let $p, a, b$ and $g \in E_{a,b}(F_p)$ of prime order $q$ be given such that the index $[E_{a,b}(F_p) : \langle g \rangle]$ is small. For $h \in \langle g \rangle$ the ECDLP is to find an integer $m$ such that $mg = h$. For curves without special properties, solving ECDLP is believed to require an effort on the order of $\sqrt{q}$.

To find the least positive $m$ with $mg = h$, Shanks’ baby step giant step method [35, Exercise 5.25] builds a hash table containing $i\sqrt[2]{m}g$ for $i = 0, 1, 2, \ldots$, until a match is found. This works in time and memory on the order of $\sqrt{q}$ which can both be reduced to $\sqrt{m}$. Pollard’s rho method (Section 3) achieves expected runtime $O(\sqrt{q})$ and $O(\log q)$ memory or, if run in parallel, much less memory than Shanks’ method: $O((\log q)^2)$ memory suffices [25, Exercise 16.23] when roughly $\sqrt{q} \log q$ out of $q$ group elements are distinguished (Section 3.1).

**2.1 The 112-bit prime field ECDLP**

This article concentrates on curve “secp112r1” from [18]. Let $R = 2^{128}$ and $p = R - 3$, then $p = \frac{11}{1680}$ is prime. The elliptic curve $E_{a,b}$ over $F_p$ defined by $a = p - 3$ and $b = 2061118396808653202902996166388514$
has a group \( E_{a,b}(\mathbb{F}_p) \) of prime order \( q = p + 1 + 440729326900505 \) and is generated by
\[
g = (18828146505797253489223778713752, 34198754910331702716761896082688).\]

This curve and generator were created "verifiably at random" [18], implying that solving ECDLP in \((g) = E_{a,b}(\mathbb{F}_p)\) should not be unexpectedly easy due to a built-in trapdoor. Because no corresponding challenge ECDLP was included in [18], we defined one ourselves in a "verifiably not pre-cooked" manner by taking \( h = (x,y) \in (g) \) for an unforgeable value of \( x \). With \( x = [(\pi - 3)10^{34}]_1 \), this leads to the 112-bit prime ECDLP where
\[
h = (141592653589732384626433832795028, 3846759606494706724286139623885544) \in E_{a,b}(\mathbb{F}_p),
\]
is given and an \( m \) with \( mg = h \) must be found.

3 Pollard’s rho method

3.1 Random walks and parallelization

If objects are selected at random and with replacement from \( q \) objects, the conditional probability at step \( n + 1 \) of finding the first duplicate (or collision) is \( \frac{1}{q} \) (if \( n < q \)).

Via straightforward arguments (e.g. [34, Exercise 3.1.12]) this leads to \( \sqrt{\pi q} \) for the expected number of steps (or iterations) until the first collision. This result is generally referred to as the birthday paradox. For arbitrary multipliers \( u,v \), the object \( au + bv \in (g) \). A collision corresponds to random integer multipliers \( u,v,\bar{u},\bar{v} \) such that \( au + bv = a\bar{u} + b\bar{v} \). Unless \( \bar{v} \equiv v \mod q \), the value \( m = \frac{a}{a-b} \mod q \) solves the discrete logarithm problem. The expected number of steps of this idealized version of Pollard’s rho method [44] is \( \sqrt{\pi q} \).

\( r \)-adding and \( r + s \)-mixed walks. Pollard’s rho method uses an approximation of a truly random walk in \((g)\). An index function \( l : (g) \to [0,r - 1] \) is chosen, for some small integer \( r \), such that the \( l \)-induced \( r \)-partition \((g) = \cup_{i=0}^{r-1} \mathcal{G}_i \), where \( \mathcal{G}_i = \{ z : z \in (g), l(z) = i \} \), results in \( \mathcal{G}_i \)'s of approximately the same cardinality. For random integer multipliers \( u,v,\bar{u},\bar{v} \), addition constants \( f_i = u_i + v_i \), \( \bar{h} \in (g) \) are pre-computed for \( 0 \leq i < r \), and the \( r \)-adding point of the walk is selected as a random but known multiple of \( \bar{h} \). Given a point \( p \) of the walk calculate \( p + f_i(p) \in (g) \) as the next point. This is called an \( r \)-adding walk. It is easy to keep track of the integer multipliers \( u,v \in \{0,1,\ldots,q - 1\} \) such that \( p = au + bv \). Finding a duplicate can be done by Floyd’s cycle finding method [34, Exercise 3.1.6] requiring only a constant number of group elements and integer multipliers: compute \( (p_k,p_{2k}) \) for \( k = 1,2,\ldots \) (where \( p_k \) denotes the \( k \)th point of the walk) until a collision occurs, i.e., \( p_k = p_{2k} \). A stack-based cycle detection method is described in [43].

As shown by the following heuristic analysis from [2, Appendix B], which refines the arguments from [16], the average number of steps for an \( r \)-adding walk is somewhat larger than \( \sqrt{\pi q} \). Let \( p_i = \frac{a_i}{a-b} \). A point in the walk is said to be of class \( i \) if its predecessor upon its first occurrence belongs to \( \mathcal{G}_i \). If the \( n \)th point belongs to \( \mathcal{G}_j \) (with probability \( p_j \)) and the \((n+1)\)st point produces the first collision, the collision point cannot be of class \( j \) (this happens with probability \( p_j \)), since then the collision would already have occurred in the previous step. Therefore, the conditional probability that the first collision occurs at step \( n + 1 \) is heuristically assumed to be
\[
\frac{n}{q} \left(1 - \sum_{j=0}^{r-1} p_j^2 \right).
\]
With \( q^* = \frac{\sqrt{\pi q} - 1}{\sum_{j=0}^{r-1} p_j^2} \) this probability is \( \frac{n}{q} \), so that we get via the same arguments referred to above
\[
\sqrt{\frac{\pi q^*}{2}} = \sqrt{2(1 - \sum_{j=0}^{r-1} p_j^2)}
\]
as a heuristic estimate for the average number of steps until the first collision.

Pollard, in [44], uses \( r = 3 \) with addition constants \( f_0 = h \) and \( f_2 = g \), but replaces the \( i = 1 \) case by the doubling \( 2p \). Although the successive points are not independent, further undermining the arguments in the above heuristics, it was shown in [32] that with high probability a collision occurs in \( O(\sqrt{q}) \) steps, if the partition is given by a random oracle. Teske, in [50], shows that larger \( r \)-values, such as \( r = 20 \), with random addition constants lead to fewer iterations and better performance on average, in accordance with the heuristics and even if none of the choices does an explicit doubling (as Pollard’s \( i = 1 \) case). Generalization of the arguments of [32] to Teske’s variant is not immediate [10].

Inclusion of doublings leads to \( r + s \)-mixed walks: given a function \( l : (g) \to [0,r + s - 1] \) that induces an \( r + s \)-partition of \((g)\), the next point equals \( p + f_i(p) \) if \( 0 \leq f_i(p) < r \), but \( 2p \) if \( f_i(p) \geq r \). The original walk by Pollard is a \( 2 + 1 \)-mixed walk. The above heuristics apply to this case too, if we define the doublings as a single class hit with probability \( p_d = \frac{\sum_{i=0}^{r+s-1} \# \mathcal{G}_i}{q} \) (which should be \( \approx \frac{1}{r+s+1} \)). Experiments by Teske show that best performance is achieved when \( \frac{1}{3} \leq \frac{r}{s} \leq \frac{1}{2} \) but that mixed walks are not significantly better than \( r \)-adding ones unless \( r \leq 3 \). Our experiments support the heuristics suggesting that the optimal ratio is close to zero (see also Table 1).

Per step the occurrence probability of the event \( p = f_i \) (and thus potentially an immediate solution to the discrete logarithm problem) is negligible compared to the probability of a birthday collision. So, if \( r \)-adding as opposed to \( r + s \)-mixed walks are used, the possibility that doublings will occur can safely be ignored, making it efficient to SIMD-parallelize \( r \)-adding walks. This is further commented on below and exploited in Section 4.

Some types of elliptic curves allow faster variants of \( r \)-adding walks. For instance, for so-called Koblitz curves over binary extension fields (which are not covered by
our definition in Section 2), the Frobenius automorphism of the finite field can be used to define an efficient function \( \psi \) on the group of points of the elliptic curve. For instance, defining the successor of point \( p \) as \( \psi(p) + p \) allows its quick computation [26].

**Parallelized random walks.** Parallelization of Pollard’s rho method does not consist of running random walks in parallel until one of them collides: on \( M \) processors the expected speedup would be only a factor of \( \sqrt{M} \), so it would overall require \( \sqrt{M} \) more processing power than a single processor. The proper way to parallelize Pollard’s rho method [51] achieves an \( M \)-fold speedup on \( M \) processors, thus requiring the same overall processing power as a single process in \( \frac{1}{M} \)th of the time. Different processes must be able to efficiently recognize whether, probably at different points in time, their walks have hit upon the same group element. To achieve this, each process generates a single random walk, each from its own random starting point, but all using the same index function \( l \) and the same \( f_i \)’s. As soon as a walk hits upon a distinguished point, this point is reported to a central location, along with the corresponding integer multipliers \( u \) and \( v \). If the latter would require too much central storage, information to regenerate the starting point should be provided so that, if needed, \( u \) and \( v \) can be recalculated. The walk may start afresh from a new random starting point, or it may continue. The idea is that as soon as two walks collide — without noticing it — they will keep taking the same steps (because they use the same \( l \) and the same \( f_i \)’s) and will thus both ultimately reach the same distinguished point. This will be noticed when the colliding distinguished point is reported to the central location. The discrete logarithm can then be computed from the two, hopefully distinct, pairs of integer multipliers that correspond to the same distinguished point.

A point is distinguished if it has an easily recognizable property that occurs with low enough probability to make it possible to store distinguished points on disk and to efficiently find collisions, but often enough for every walk to hit a distinguished point, eventually. We required the 24 lowest-order bits of a unique representation of the \( x \)-coordinate to be zero, so that it may be expected that walks hit a distinguished point once every \( 2^{24} \) steps and that storage requires less than a terabyte of disk space. Analysis of the distinguished point property is performed in [46] where the results from [51] are reaffirmed when \( \sqrt{q} \ll \frac{2}{3} \ll q \): i.e., the distinguished point property should be chosen in such a way that at least one distinguished point is expected in each cycle.

**Unique point representation.** When using Pollard’s rho method, group elements must be represented in a unique way to be able to decide to which partition they belong. When using the parallelized version, uniqueness is also useful to recognize if a point is distinguished. The fastest point representations that we are aware of that are applicable are the affine ones, such as the one in Section 2. It requires an inversion in \( F_{p} \) per group operation, i.e., per step of the walk. The resulting high inversion cost is amortized over many walks running in parallel, as described below.

**Simultaneous inversion.** In the parallelized version of Pollard’s rho method, Montgomery’s simultaneous inversion method from [42] can be used to share the inversion with any number of synchronous but independent walks. Let \( n \) be some number of independent walks (typically all running on the same processor), and let \( z_i \in \mathbb{F}_{p}^{*} \) denote the element that needs to be inverted for the computation of \( \lambda \) in the \( i \)-th walk (with \( \lambda \) as in Section 2). With \( w_0 = 1 \), first combine the \( z_i \)’s by calculating \( w_i = z_i w_{i-1} \in \mathbb{F}_{p}^{*} \) for \( i = 1, 2, \ldots, n \), then calculate \( \bar{w} = w_{n-1}^{-1} \), and finally unravel the results: for \( i = n, n-1, \ldots, 1 \) in succession calculate \( z_i^{-1} = \bar{w} w_{i-1} \) and replace \( \bar{w} \) by \( z_i \bar{w} = w_{i-1}^{-1} \). Avoiding useless multiplications, the cost \( n \lambda \) of \( n \) inversions can thus be replaced by \( 3(n - 1)\lambda + 1 \), which usually implies a considerable saving. For Pollard’s rho method it leads to an amortized cost of about \( 6\lambda + \frac{3}{2} \lambda + 5\lambda + S \) per step per walk. This makes affine Weierstrass coordinates the least costly point representation for this type of application, if \( n \) can be chosen sufficiently large.

The disadvantage is, however, that the group operations are non-uniform: i.e. the addition and doubling are different operations. For SIMD implementation of two or more walks, this means that a regular addition step in one walk cannot be executed simultaneously with a doubling step in another walk. For regular \( r \)-adding walks this is not a problem because, as argued above, doubling steps will most likely not occur. Also, excluding \( r + s \)-mixed walks in a SIMD environment is not a big issue since such walks are not advantageous anyhow (in SIMD, threads could be regrouped to separate regular addition from doubling steps, but this may lead to considerable overhead). More importantly, it makes it harder to profit from the negation map, an optimization discussed in Section 3.2, in a SIMD environment, so elliptic curve parametrizations that allow identical addition and doubling operations remain relevant. Note that the one from [24] (see [8] and a series of follow-up papers) cannot be used if \( \#E_{a,b}(\mathbb{F}_{p}) \) is prime, as in our case. Such parametrizations, and others, are preferable to affine Weierstrass coordinates in applications that heavily use scalar multiplication, such as ECC and the elliptic curve method for integer factorization [39].

### 3.2 Using automorphisms.

Following [53], define an equivalence relation \( \sim \) on \( \langle g \rangle \) by \( p \sim -p \) for \( p \in \langle g \rangle \). Instead of searching \( \langle g \rangle \) of size \( q \), search \( \langle g \rangle \sim \) of size about \( \frac{q}{2} \), where the equivalence class containing \( p \) and \( -p \) is represented by, for instance, the element with \( y \)-coordinate of least absolute value. Thus, using this negation map one would expect to save a factor of \( \sqrt{2} \) in the number of iterations, at the cost of finding the representative after each step. The latter is fast since \(- (x, y) = (x, -y)\) for \((x, y) \in \langle g \rangle \). Obviously, if \(-p\)
Table 1 Number of steps required by Pollard’s rho method in random elliptic curve groups of 32-bit prime order $q$ over fields of random 32-bit prime cardinality $p$, divided by $\sqrt{\pi q/2}$ or by $\sqrt{\pi q/3}$ (without or with the negation map). Lowest and highest averages are over 10 measurements. Each measurement calculates the average number of steps taken until a collision occurs, over 100,000 collision searches where for each search a prime $p$ and an elliptic curve over $\mathbb{F}_p$ are randomly selected until the order $q$ of the group of points is prime. Overall average is the average of the 10 averages (thus, the average over one million searches). Expression (1) and (2) columns are the quotients as expected based on expressions (1) (with $p_i = \frac{1}{2}$ for $0 \leq i < r$) and (2) (with $p_i = \frac{1}{2r}$ for $0 \leq i < r$ and $p_D = \frac{1}{\pi q}$), respectively. Those expressions are for $q \to \infty$ and indeed for larger (smaller) $q$ they give a better (worse) fit.

<table>
<thead>
<tr>
<th></th>
<th>Without negation map</th>
<th>With negation map</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>lowest</td>
<td>overall</td>
</tr>
<tr>
<td>8-adding</td>
<td>1.080</td>
<td>1.083</td>
</tr>
<tr>
<td>16-adding</td>
<td>1.034</td>
<td>1.036</td>
</tr>
<tr>
<td>32-adding</td>
<td>1.012</td>
<td>1.015</td>
</tr>
<tr>
<td>16 + 4-mixed</td>
<td>1.042</td>
<td>1.044</td>
</tr>
<tr>
<td>16 + 8-mixed</td>
<td>1.074</td>
<td>1.077</td>
</tr>
</tbody>
</table>

Instead of $p$ is the representative, the integer multipliers $u, v$ with $p = u + v \sqrt{p}$ must be replaced by $-u, -v$.

Adapting the earlier $r$-adding walk heuristics, it follows that for $r$-adding (or $r + s$-mixed) walks the speedup by a factor of $\sqrt{2}$ that is generally reported in the literature is slightly too pessimistic. Let the definitions of $p_i, p_D, \text{and of class } i \text{ be as in Section 3.1. Assume that the } n \text{th point belongs to } \mathcal{O}_j \text{ and that the } (n+1) \text{st point produces the first collision while hitting the representative } \mathcal{O}, \text{ either directly or after negation. If this step is a doubling then the same heuristics as in Section 3.1 applies. This happens with probability } p_D^2. \text{ Otherwise, we only exclude the case that as a result of just the addition the two predecessors hit the same point (} p \text{ or } -p\text{). This happens with probability } \frac{p_D^2}{2}. \text{ Therefore, the conditional probability that the first collision occurs at step } n + 1 \text{ is heuristically assumed to be}

$$\frac{2n}{q} \left( 1 - p_D^2 - \sum_{j=0}^{r-1} p_j^2 \right).$$

As above we get

$$\sqrt{\frac{\pi q}{4(1 - p_D^2 - \frac{1}{2} \sum_{j=0}^{r-1} p_j^2)}}$$

for the heuristically expected number of steps until the first collision. For the same parameter values this is more than a factor of $\sqrt{2}$ smaller than Expression (1).

Practical application of the negation map is complicated by fruitless cycles, as pointed out in [26, 53]. This is further discussed in Section 3.3. The group $\langle g \rangle$ may admit other trivially computable maps. For instance, for Koblitz curves the Frobenius automorphism of a degree-$r$ binary extension field leads to a further $r$-fold speedup [53, 26, 23]. This does not apply to the case considered in this article.

Small scale experimental verification. For 32-bit primes $q$ we checked the accuracy of the predictions based on expressions (1) and (2) and list the results in Table 1. With all averages larger than 1, both $r$-adding and $r + s$-mixed walks on average perform worse than truly random walks. For most walks with the negation map the averages are lower than their negation-less counterparts, indicating that the reduction factor in the expected number of steps is indeed larger than $\sqrt{2}$. This does not imply a speedup by the same factor, because to obtain the figures costly fruitless cycle detection methods had to be used. It can be seen that $r + s$-mixed walks are disadvantageous if $s > \frac{r}{2}$. See [13, Table 1] for a similar table for 31-bit primes $q$.

3.3 Fruitless cycles

If the negation map is used, the successor of point $p$ equals $-p - f_i$ with probability $\frac{1}{2}$, for some $i$. Because $l(-p - f_i) = i$ with probability approximately $\frac{1}{2}$, it follows that $p$ equals its second successor with probability approximately $\frac{1}{2^2}$. Thus, when combining $r$-adding walks with the negation map all walks can be expected to get trapped in a fruitless $2$-cycle. Below we summarize how such and other cycles may be dealt with.

Reducing 2-cycles. To reduce occurrence of 2-cycles as above, [53] proposes an iteration function that looks ahead and tries to take the first step $i$ of $\ell(p)$, $\ell(p) + 1, \ldots, \ell(p) + r - 1$ with $i \mod r \neq \ell(-p + f_i)$ (with indices $i$ in $f_i$ taken modulo $r$): with $f: \langle g \rangle \to \langle g \rangle$ defined as

$$f(p) = \begin{cases} E(p) & \text{if } j = l(-p + f_i) \text{ for } 0 \leq j < r \\ \sim(-p + f_i) & \text{with } i \geq l(p) \text{ minimal such that } l(-p + f_i) \neq i \mod r, \end{cases}$$

define $p$’s successor as $f(p)$. The function $E: \langle g \rangle \to \langle g \rangle$ may restart the walk at a new random point, which is expected to happen once every $r^2$ steps, thus at negligible cost. Overall, the expected cost is increased by a factor of $\sum_{i=0}^{r-1} \frac{1}{r^2}$, which lies between $1 + \frac{1}{2r}$ and $1 + \frac{1}{r^2}$.

Reducing 2- and 4-cycles. Although $f$ reduces 2-cycles, it introduces new but less frequent 2-cycles, and does not address 4-cycles, which themselves start from a random point with probability at least $\frac{1}{r^2}$ when $f$ is used [13]. Some of these new 2-cycles and most 4-cycles
are avoided by the iteration function \( g \), which yet again introduces new (and again less frequent) short cycles:

\[
g(p) = \begin{cases} 
E(p) & \text{if } j \in \{ l(q), l(\neg(q + f_i(q))) \} \\
& \text{or } l(q) = l(\neg(q + f_i(q))) \text{ where } \\
q = \neg(p + f_j), & \text{for } 0 \leq j < r, \\
q \equiv (p + f_j) & \text{with } i \geq l(p) \text{ minimal such that } \\
i \mod r \neq l(q) \neq l(\neg(q + f_i(q))) & \text{and } i \mod r \neq l(\neg(q + f_i(q))).
\end{cases}
\]

When using \( g \) the overall slowdown factor compared to the standard iteration function is at least \( \frac{\mathcal{O}(n)}{\mathcal{O}(m)} \), with \( E \) called once every \( \frac{1}{2^3} \) steps on average.

**Cycle detection, escape, and recurrence.** Despite these countermeasures short cycles still occur, and longer cycles occur as well, so surviving cycles need to be dealt with. A common method, from [26], is to occasionally record a fixed length sequence of points, to compare the next point to all recorded ones, and to escape from a detected cycle by adding to a well-defined escape point \( p \) on the cycle either \( f_i(p) + c \) for a small \( c \in \mathbb{Z}_{\geq 1} \), or a fixed other addition constant \( f' \), or \( f''_i(p) \) from a set of \( r \) other addition constants.

However, after detecting and escaping from a cycle, a walk may recur to the same cycle, as was first described in [13]. Table 2 (slightly extending [13, Table 2]) lists lower bounds for the probability that such recurring cycles occur, along with various other relevant probabilities and data.

**Using the negation map, or not.** When the parameters were set for our initial rough Cell processor implementation of Pollard’s rho method, recurring cycles and their occurrence probabilities as listed in Table 2 were still unknown. All we had observed was that tests combining the negation map with a variety of cycle reduction, detection, and escape attempts, and using \( r \)-values that were acceptable to us, resulted in unacceptably long term distinguished point yields – as we later found out due to abundant recurring fruitless cycles. Here it should be pointed out that the little memory available was used to process simultaneously as many walks as possible, in order to better amortize the high cost of the original modular inversion [29]. This implied that we only looked at relatively small \( r \)-values and settled for \( r = 16 \), a reasonable choice given the findings in [50]. Thus, based on our early findings and still unaware of various relevant issues, we chose not to use the negation map to run our PS3 cluster experiments with Pollard’s rho method for the 112-bit prime field ECDLP.

By the time the inversion cost was reduced (by an order of magnitude, using the improved modular inversion presented in Section 4.5) and we decided to continue and to try to solve the ECDLP, it was not expected to be profitable to change the original \( r \)-value. Another argument was that methods to deal with cycles require more complicated code than the branch-free step function that is perfectly suited to the Cell processor’s SIMD environment, and that applies if the negation map is not used.

Table 2, which we derived later while trying to better understand fruitless cycles, shows that large \( r \)-values greatly reduce the probability of mishaps. According to [6], using the negation map with a large \( r \)-value leads to the expected factor of \( \sqrt{2} \) speedup on the cache-less cores of the Cell processor (Section 4.1), while not using cycle reduction but just occasional cycle detection and escape, and a clever choice of addition constants.

Also on processors with caches the negation map can profitably be used. Although large \( r \)-values are ruled out due to cache misses that lead to severe slowdowns [13, Fig. 1], and any \( r \) that is small enough to be cache-friendly unavoidably causes cycles (Table 2), they can effectively be dealt with using an occasional doubling. This is based on a heuristic argument from [13] that a cycle containing at least one doubling is most likely not fruitless. Thus, to avoid the problem of recurring cycles, it suffices to define the successor of the cycle escape point \( p \) as \( \neg(2p) \). Furthermore, if the probabilities to enter 2- or 4-cycles in the last two columns of Table 2 are too high given the infrequency of cycle detection, \( \bar{f}(p) \) and \( g(p) \) can be replaced by the doubling based variants

\[
\bar{f}(p) = \begin{cases} 
\neg(p + f_i(p)) & \text{if } l(p) \neq l(\neg(p + f_i(p))), \\
\neg(2p) & \text{otherwise}
\end{cases}
\]

and

\[
\bar{g}(p) = \begin{cases} 
q = \neg(p + f_i(p)) & \text{if } l(q) \neq l(\neg(q + f_i(q))) \\
\neg(2p) & \text{otherwise}
\end{cases}
\]

respectively [13], thereby (heuristically) avoiding short fruitless cycles.

It is concluded in [13] that the negation map indeed leads to a speedup on regular servers and desktop PCs, assuming the proper modifications to the definition of the walk. These modifications, may not be compatible with the restrictions imposed by platforms where multiple walks are executed in SIMD fashion. If doubling and regular addition are different operations, the required occasional doublings cause SIMD threads to wait for each other, or they require costly thread-rearrangement (as mentioned earlier). When using the Cell processor and a small \( r \)-value, we have not been able to find affine variants or curve parametrizations allowing the same operation for addition and doubling (such as [24]) that are competitive – taking all issues into account such as negation map speedup and cycle overheads – with affine Weierstrass coordinates without the negation map.

### 3.4 Tag-tracing

Introduced in [19] to speed up \( r \)-adding walks, the idea of *tag-tracing* is that, given the low probability to hit a distinguished point, for most iterations a partial computation suffices. Given \( p \) with \( l(p) = i \) there is no need to fully calculate the next point \( q = p + f_i \), unless it is a distinguished point, as long as there is enough information to compute \( k = l(q) \) in order to calculate \( q \)'s successor \( q + f_k \). If a table containing the points \( f_{ik} = f_i + f_k \) has
been precomputed, it would then suffice to fully compute q’s successor as \( p + f_k \). Or, better, by taking the largest \( \tau \) that allows storing of the table containing the

\[
\sum_{k=1}^{\tau} \frac{(r + k - 1)}{k} = \frac{(r + \tau)}{\tau} - 1
\]

sums over at most \( \tau \) elements from \( \{f_i : 0 \leq i < \tau\} \), the same observation applies to \( p’ \) partially calculated first \( \tau - 1 \) successors, only fully calculating again its \( \tau \)th successor. The first partially calculated intermediate point that could be a distinguished point is fully calculated.

For discrete logarithms in multiplicative groups of finite fields, the group operation is modular multiplication. The partial calculation given in [19] suffices to recognize properly defined distinguished points and partition properties and leads to a tenfold speedup for 1024-bit prime fields. Generalization to ECDLP was left open.

**ECDLP tag-tracing.** The more complicated group operation in \( g \) makes it harder to apply the same idea to ECDLP. If only the \( x \)-coordinate is used for distinguishing and partition properties, calculation of the \( y \)-coordinate can be avoided, reducing the average cost per step by \( \frac{2r+1}{r} (2a + b) \). Combined with simultaneous inversion, this leads to a speedup by a factor of approximately \( \frac{3}{2} \) at best (i.e., for large \( \tau \)), but this comes at various disadvantages that, depending on the circumstances, may invalidate the speedup entirely.

Although initialization cost of the table can be ignored, the cost of retrieving its entries will grow with \( \tau \) due to memory access latencies. In practice this implies that \( \tau \) will be of moderate size, thereby lowering the computational speedup that would ideally be achievable. Slight improvements can be obtained by not storing rarely accessed entries (taking an infrequently occurring more costly step instead): for instance, the table entry corresponding to \( f_0 + f_1 + f_2 \) will be accessed six times as often as the one for \( 3f_0 \).

ECDLP tag-tracing is incompatible with the negation map, because the latter needs the \( y \)-coordinate that may not be computed while tag-tracing. One may conclude that usage of tag-tracing in most circumstances leads to a slow-down by a factor of \( \frac{5}{6} \sqrt{2} \): only if \( \tau \) must be small (cakes or very little memory) and occasional doubling is best avoided (SIMD) is it conceivable that the negation map is ineffective and that ECDLP tag-tracing (with small \( \tau \)) gives a small speedup. We could have, but did not attempt to use ECDLP tag-tracing.

### 4 Pollard’s rho method on the PS3

To solve the ECDLP from Section 2.1 with Pollard’s rho method, each core of the Cell processors four walks simultaneously in 4-way SIMD fashion, two of those SIMD-processes are interleaved, and as many as possible of these interleaved processes are batched, to amortize the inversion cost in the best possible way (Section 3.1). Although the description below focuses on the 4-way SIMD parallelization of the Cell processor’s cores, many ideas apply to wider SIMD environments as well, such as graphics cards.

Section 4.1 summarizes the design of the Cell processor [27]. The 4-way SIMD long integer representation, tailored to the Cell’s instructions (described in Section 4.2), is presented in Section 4.3. The interleaved 4-way SIMD arithmetic modulo the specific \( p \) (Section 2.1) is described in Section 4.4. To gain speed, results may be incorrect; it is argued that it may be expected that bad cases do not occur (though an example is given). Section 4.5 describes a 4-way SIMD implementation of binary modular inversion. Timings and the solution to the ECDLP are given in Section 4.6. Section 4.7 gives estimates for ECDLP over other finite fields.

#### 4.1 The Cell processor

The Cell processor, the main processor of the PS3 and thus mainly targeted at the gaming market, is a powerful general purpose processor. On the first generation PS3s it can be accessed using Sony’s hypervisor, making the PS3 a relatively inexpensive source of processing power.

The architecture of the Cell processor is quite different from that of regular server or desktop processors. The Cell has a **Power Processing Element** (PPE), a dual-threaded Power architecture-based 64-bit processor with

<table>
<thead>
<tr>
<th>Successor of ( p ): ( p + f_i(p) )</th>
<th>( f(p) )</th>
<th>( g(p) )</th>
</tr>
</thead>
<tbody>
<tr>
<td>Corresponding cycle reduction method:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2-cycle</td>
<td>( r - 1 )</td>
<td>( r - \frac{2(r - 2)^2}{(r - 1)^2} )</td>
</tr>
<tr>
<td>4-cycle</td>
<td>( \Omega(r^{-\omega}) )</td>
<td>( \Omega(r^{-\omega}) )</td>
</tr>
<tr>
<td>2( \omega )-cycle for ( \omega \in \mathbb{Z} ) ( \geq 2 ), see [23]</td>
<td>( \Omega(r^{-\omega}) )</td>
<td>( \Omega(r^{-\omega}) )</td>
</tr>
</tbody>
</table>

Table 2  Summary of effect of cycle reduction, detection, and escape methods. With the exception of the two bold entries, all figures are lower bounds.
access to a 128-bit AltVec/VMX SIMD unit. Its main processing power, however, comes from eight Synergistic Processing Units (SPUs). When running Linux, six SPUs can be used: one is disabled, and one is reserved by the hypervisor. It is conceivable that this last one becomes accessible too [28].

Each SPU runs independently from the others at 3.2GHz, using its own 256 kilobyte of fast local memory (the Local Store) for instructions and data. It is cache-less and has 128 registers of 128-bit each, allowing SIMD operations on sixteen 32-bit, eight 16-bit, or four 32-bit integers. An SPU has no $32 \times 32 \rightarrow 64$-bit or $64 \times 64 \rightarrow 128$-bit integer multiplier, but has several 4-way SIMD $16 \times 16 \rightarrow 32$-bit integer multipliers including three multiply-and-add instructions. They are described in Section 4.2 along with the other instructions used in the later sections. There is an odd and an even pipeline: per clock cycle an SPU can dispatch one odd and one even instruction. Because the SPU lacks smart branch prediction, branching is best avoided (as usual in SIMD).

4.2 Integer and bit arithmetic on the SPU

For a positive integer $k$, an (unsigned) $k$-bit integer is a non-negative integer less than $2^k$, and a signed $k$-bit integer is an integer $z$ satisfying $-2^{k-1} \leq z < 2^{k-1}$.

We interpret each 128-bit SPU register $v$ as a four-tuple of 32-bit values $(v_1, v_2, v_3, v_4)$, where $v_i$ is the $i$th word of $v$ which may be interpreted as signed or unsigned 32-bit integer. Below, $a, b, c, d$ are 128-bit registers and all operations are for $i = 1, 2, 3, 4$ simultaneously.

The call $d = \text{spu} \_\text{add}(a, b)$ does 4-way SIMD 32-bit integer addition, calculating $d_i = (a_i + b_i) \mod 2^{32}$, Other instructions generate the corresponding carries $(c = \text{spu} \_\text{genc}(a, b))$, include existing carries in additions $(d = \text{spu} \_\text{addx}(a, b, c))$, or generate the carries of the latter additions $(e = \text{spu} \_\text{genex}(a, b, c))$. The corresponding integer subtraction instructions are $\text{spu} \_\text{sub}$, $\text{spu} \_\text{genb}$, $\text{spu} \_\text{subx}$, and $\text{spu} \_\text{genbx}$, where the ‘b’ in ‘genb’ indicates borrow: no borrow occurs if the borrow-bit is set to 0 (zero), and a borrow occurs if the borrow-bit is set to 0 (zero). These are all even pipeline instructions that take two cycles.

The call $c = \text{spu} \_\text{mul}(a, b)$ does 4-way SIMD $16 \times 16 \rightarrow 32$-bit unsigned integer multiplication, calculating $c_i = (a_i \mod 2^{16}) \cdot (b_i \mod 2^{16})$. There are two signed and one unsign 4-way SIMD $(16 \times 16) + 32 \rightarrow 32$-bit multiply-and-add instructions. One of the signed ones calculates $c_i = (a_i \cdot b_i + d_i) \mod 2^{32}$, where $a_i$ and $b_i$ are interpreted as signed 16-bit integers (i.e., their 16 most significant bits are ignored), and $d_i$ and $c_i$ are signed 32-bit integers.

The other two multiply-and-add instructions (the other signed one, and the unsigned one) work instead on the 16 most significant bits of $a_i$ and $b_i$, ignoring the 2 $\times 4 \times 16$ least significant bits. The unsigned instruction is used for modular multiplication: the call $c = \text{spu} \_\text{mhhadd}(a, b, d)$ calculates $c_i = ([a_i/2^{16}] \cdot [b_i/2^{16}] + d_i) \mod 2^{32}$, where $d_i$ and $c_i$ are unsigned 32-bit integers. All these multiplications are even pipeline, one of them can be dispatched per cycle, taking seven cycles.

The call $c = \text{spu} \_\text{and}(a, b)$ calculates the 128-bit value $a \wedge b$, i.e., the bitwise and of its inputs. The word-wise comparison call $c = \text{spu} \_\text{cmpseq}(a, b)$ results in $c_i = 2^{32} - 1$ (i.e., all one bits across c’s ith word) if $a_i$ and $b_i$ have the same value and $c_i = 0$ (i.e., all zero bits) otherwise. Both are even pipeline with a two cycle latency.

The or-across instruction call $\text{spu} \_\text{orxx}(a)$ returns the 32-bit value $a_1 \vee a_2 \vee a_3 \vee a_4$, i.e., the bitwise inclusive or across the words of a. Using $d = \text{spu} \_\text{shuffle}(a, b, c)$ any entries of a 32-byte table $(a$ and $b$) can be looked up simultaneously: the pattern in $c$ shuffles 16 of the 32 bytes of $a$ and $b$ to the output $d$, in such a way that the $j$th byte of $c$ determines the $j$th byte of $d$, as a copy of a byte of $a$ or $b$ or as one of the constants $\{0x00, 0xFF, 0x80\}$. It allows duplicate copies. Both are odd four cycle latency instructions.

The positioning of bits in the top-half-words as in $\text{spu} \_\text{mhhadd}$ requires byte-rearranging shifts and shuffles. These are odd pipeline instructions that can be dispatched almost for free if they are interleaved with the even pipeline arithmetic ones. The split instruction call $(b, c) = \text{spu} \_\text{split}(a)$ re-arranges bytes: $b_i = \{x[i], \ldots, x[n-1]\}$.  

Figure 1 A four-tuple $(x_1, x_2, x_3, x_4)$ of 32n-bit or 16n-bit integers represented by 128-bit registers $x[0], x[1], \ldots, x[n-1]$. 

\begin{figure}
\centering
\includegraphics[width=\textwidth]{fig1.png}
\caption{A four-tuple $(x_1, x_2, x_3, x_4)$ of 32n-bit or 16n-bit integers represented by 128-bit registers $x[0], x[1], \ldots, x[n-1]$.}
\end{figure}
\[a_i/2^{16}\] and \(c_i = a_i \mod 2^{16} \in \{0, 1, 2, \ldots, 2^{16} - 1\}\), i.e., \(b_i\) gets \(a_i\)'s top-half shifted right over two bytes and \(c_i\) gets \(a_i\)'s bottom-half. This can be implemented in a variety of ways using a combination of two SPU instructions: using two even pipeline instructions, or two odd ones, or one of each. The opposite effect is achieved by the merge instruction call \(a = \text{spu\_merge}(b, c)\): \(a_i = 2^{16}b_i + c_i\) implemented using a single shuffle instruction. For \(0 \leq k < 32\), the shift instruction call \(b = \text{spu\_as}(a, k)\) left-shifts \(a_i\) over \(k\) bits: \(b_i = a_i2^k \mod 2^{32} \in \{0, 1, 2, \ldots, 2^{32} - 1\}\).

### 4.3 Representation of long integers on the SPU

To solve the ECDLP from Section 2.1, integer arithmetic is required modulo the 112-bit number \(p = \frac{2^{128} - 1}{11}\). With 128-bit registers, a register could represent a 112-bit number modulo \(p\). But that simple-minded approach is not easily compatible with the SPU's instruction set.

For applications that allow high degrees of parallelization, such as Pollard’s rho method, a 90-degree interpretative turn of the words is a better fit for the SPU’s instruction set: instead of representing a 112-bit integer using a single 128-bit register, a four-tuple of long integers to a sequence of 128-bit registers: one that allows the corresponding words of the four long integers, i.e., the words that belong to the same 128-bit integer, to be processed simultaneously in SIMD fashion. Fig. 1 illustrates two ways to map four-tuples of long integers to a sequence of 128-bit registers: one that uses all 4 \(\times 32 = 128\) bits of each register, and one where only 4 \(\times 16 = 64\) of the 128 bits per register are significant. This approach allows 4-way SIMD processing of four-tuples of sized long integers of any size.

Both methods represent four-tuples of long integers by word slicing a number of 128-bit registers. The choice of representation depends on the operation to be carried out, as further discussed in the next section. As above, each 128-bit register \(v\) is interpreted as a four-tuple \((v_1, v_2, v_3, v_4)\) of 32-bit words. Here these words are interpreted as unsigned 32-bit integers.

In the first representation method, a sequence of \(\ell\) 128-bit registers \(x[0], x[1], \ldots, x[\ell - 1]\) is used to represent a four-tuple \((x_1, x_2, x_3, x_4)\) of 32\(\ell\)-bit integers in their radix \(2^{32}\) representation:

\[
x_i = \sum_{j=0}^{\ell-1} x[j]2^{32j}
\]

for \(i = 1, 2, 3, 4\). Thus, the \(i\)th word \(x[j]\) of the 128-bit register \(x[j]\) equals the coefficient of \(2^{32j}\) in the radix \(2^{32}\) representation of the \(i\)th 32\(\ell\)-bit integer \(x_i\), for \(j = 0, 1, \ldots, \ell - 1\) and \(i = 1, 2, 3, 4\). This representation matches the SPU’s 4-way SIMD integer additions and subtractions from Section 4.2, and is used for long integer addition, subtraction, and modular inversion.

In the second representation method, a sequence of \(m\) 128-bit registers \(y[0], y[1], \ldots, y[m-1]\) is used to represent a four-tuple \((y_1, y_2, y_3, y_4)\) of 16\(m\)-bit integers in their radix \(2^{16}\) representation:

\[
y_i = \sum_{j=0}^{m-1} (y[j]i)2^{16j}
\]

for \(i = 1, 2, 3, 4\) and where \(0 \leq y[j]i \mod 2^{16} < 2^{16}\).

Thus, the two least significant bytes of the \(i\)th word \(y[j]i\) of the 128-bit register \(y[j]\) contain the coefficient of \(2^{16j}\) in the radix \(2^{16}\) representation of the \(i\)th \(16m\)-bit integer \(y_i\), for \(j = 0, 1, \ldots, m - 1\) and \(i = 1, 2, 3, 4\). When used with the shift instruction \(\text{spu\_as}\), this representation matches the SPU’s 4-way SIMD unsigned multiply-and-add instruction \(\text{spu\_mhad}\) (Section 4.2). It is used for long integer multiplication.

Thus we use the 128-bit register width to hard-code 4-way SIMD processing of four-tuples of long integers. The values for \(\ell\) (full-word radix \(2^{32}\) and \(m\) (bottom-half-word radix \(2^{16}\)) depend on the modulus size. For 112-bit or 128-bit moduli (as both used below), \(\ell = 4\) and \(m = 8\) are used, \(\ell = 5\) for moduli of 129 up to 160 bits, and \(m = 10\) for moduli of 145 up to 160 bits.

### 4.4 4-way SIMD long integer SPU-arithmetic

With \(R = 2^{128}\), reduction modulo the multiple \(\tilde{p} = R - 3\) of the prime \(p = \frac{6}{11}\) (Section 2.1) can be done using sloppy reduction modulo \(\tilde{p}\), which is faster than reduction modulo \(p\) but which may produce an incorrect result, with a probability that is assumed to be negligible. When working in \(F_p\) we use a redundant representation modulo \(\tilde{p}\). Only when required for distinguishing and partition properties (Section 3.1) we switch to a unique value modulo \(p\) using a quick Montgomery-like step [41]. All methods in this section allow any number of SIMD threads. See [3, 4, 5, 22, 47, 48], for instance, for previous work involving primes of a special form. We are not aware of earlier publication of modular arithmetic similar to sloppy reduction or an analysis thereof.

**Sloppy reduction modulo \(\hat{p}\).** For \(z \in \mathbb{Z}\) with \(0 \leq z < R^2\) and \(z = z_0 + z_1 R\) for \(z_0, z_1 \in \mathbb{Z}, 0 \leq z_0, z_1 < R, \) define

\[\mathcal{R}(z) = z_0 + 3z_1.\]

From \(\tilde{p} = R - 3\) it follows that \(\mathcal{R}(z) \equiv z \mod \tilde{p}\) and \(\mathcal{R}(z) \equiv z \mod p\). With \(\mathcal{R}(z) = y = y_0 + y_1 R \) for \(y_0, y_1 \in \mathbb{Z}, 0 \leq y_0, y_1 < R, \) it follows from \(\mathcal{R}(z) = z_0 + 3z_1 \leq 4R - 4\) that \(y_1 \leq 3\). If \(y_1 = 3\), then \(y_0 + y_1 R = y_0 + 3R \leq 4R - 4\) and thus \(y_0 \leq R - 4\). Using \(y_0 \leq R - 1\) when \(y_1 \leq 2\), it follows that \(\mathcal{R}(y) = y_0 + 3y_1 \leq R + 5\).

Define \(\mathcal{S}(z) = \mathcal{R}(\mathcal{S}(z))\). Then \(\mathcal{S}(z) < R + 6\) and \(\mathcal{S}(z) \equiv z \mod \tilde{p}\) (and thus \(\mathcal{S}(z) \equiv z \mod p\)). If all values in the range of \(\mathcal{S}\) occur with approximately the same probability, then \(\mathcal{S}(z) \geq R\) with probability close to \(\frac{6}{R}\), which is small. Thus, the truncated value \(\mathcal{S}(z) \mod R \in \{0, 1, \ldots, R - 1\}\) is most likely equivalent to \(z\) modulo \(\tilde{p}\). For relevant \(z\)-values, i.e., products of two 128-bit integers, it is argued below that \(\mathcal{S}(z) \geq R\)
Algorithm 1 Sloppy reduction modulo $\tilde{p}$ of a four-tuple of 256-bit integers.

Input: 
- a four-tuple $(c_1, c_2, c_3, c_4)$ of 256-bit integers in radix $2^{16}$ represented by sixteen 128-bit registers $c[0], c[1], \ldots, c[15]$.

Output: 
- a four-tuple $(t_1, t_2, t_3, t_4)$ of 128-bit integers $t_i = (c_i) \mod \tilde{p}$, for $i = 1, 2, 3, 4$, in radix $2^{16}$ represented by eight 128-bit registers $t[0], t[1], \ldots, t[7]$.

1: Let $r$ be a register with $r_1 = r_2 = r_3 = r_4 = 3 \cdot 2^{16}$ 
2: /* the 16 most significant bits of the words of $r$ all represent $3$ */ 
3: /* Compute the first application of $\mathfrak{R}$ */ 
4: for $k = 0$ to $7$ do 
5: $t[k] = \text{spu\_shadd}(\text{spu\_sl}(c[k + 8], 16), r, c[k])$ 
6: for $k = 0$ to $6$ do 
7: $(s, t[k]) = \text{spu\_split}(t[k])$ 
8: $t[k + 1] = \text{spu\_add}(t[k + 1], s)$ 
9: $(s, t[7]) = \text{spu\_split}(t[7])$ 
10: /* Compute the second application of $\mathfrak{R}$ */ 
11: $t[0] = \text{spu\_shadd}(\text{spu\_sl}(s, 16), r, t[0])$ 
12: $(s, t[0]) = \text{spu\_split}(t[0])$ 
13: if $\text{spu\_orx}(s) \neq 0$ then 
14: $t[1] = \text{spu\_add}(t[1], s)$ 
15: for $k = 1$ to $6$ do 
16: $(s, t[k]) = \text{spu\_split}(t[k])$ 
17: $t[k + 1] = \text{spu\_add}(t[k + 1], s)$ 
18: /* truncate modulo $R$ by ignoring that there may be an $i \in \{1, 2, 3, 4\}$ with $t[7]_i \geq 2^{16}$ */ 
19: return $t[0], t[1], \ldots, t[7]$ 

with probability only about $\frac{1}{\pi}$, so low that $\mathfrak{S}$ may indeed simply be truncated, rather than applying $\mathfrak{R}$ a third time (which would always be correct modulo $\tilde{p}$ and $p$). Sloppy reduction modulo $\tilde{p}$ of $z$ is therefore defined as $\mathfrak{S}(z) \mod R \in \{0, 1, \ldots, R - 1\}$.

The SPU calculation of 4-way SIMD sloppy reduction modulo $\tilde{p}$ of a four-tuple of 256-bit integers in radix $2^{16}$ representation is done by the algorithm depicted in Alg. 1. Without the if-statement in line 13 (while keeping lines 14-17) it is branch-free (and slower).

Incorrectness probability of sloppy reduction modulo $\tilde{p}$ of products. Let $0 \leq x, y < R$ and let $xy = a + b\tilde{p}$ for integers $a, b$ with $0 \leq a < \tilde{p}$ and $0 \leq b \leq R + 1$. Define $c$ as the smallest integer such that $0 \leq cR + a - b < R$. It then follows from $xy = cR + a - b < R$. If $c = 0$, then sloppy reduction modulo $\tilde{p}$ produces the correct result. If $c = 0$, then $\mathfrak{S}(xy) = (c - 1)R + R + a - 3c$. With $cR < x - a + 3b < R \leq 3(R + 1)$ so that $c \leq 4$ and thus $0 \leq a - 3c < R$, it follows that $\mathfrak{S}(xy) = R + a - 3c - 3 = R + a - 3$. Because also $\mathfrak{S}(xy) < R + 6$, the cases where $\mathfrak{S}(xy) \geq R$ (and sloppy reduction modulo $\tilde{p}$ is incorrect) are $3 \leq a \leq 8$.

Because $\mathfrak{S}(xy) \in \{R, R + 1, \ldots, R + 5\}$ for pairs $(x, y)$ for which sloppy reduction modulo $\tilde{p}$ of $xy$ is incorrect, it follows that $\mathfrak{S}(xy)$ is coprime to $\tilde{p}$, implying that $x$ and $y$ are co-prime to $\tilde{p}$. But if for such a pair it is the case that $\gcd(x, \tilde{p}) = 1$, then $\gcd(y, \tilde{p}) = 1$ as well.

Writing $a = i + 3k$, where $i \in \{0, 1, 2\}$ and $k \in \{0, 1, 2\}$, it follows from $a - 3c < 0$ that $c \geq k + 1$. Since $c$ is minimal such that $0 \leq cR + a - 3b < R$, it follows that $kR + a - 3b < 0$ and thus $b > \frac{a - cR}{3}$. With $xy = a + b\tilde{p}$ and $a \geq 3k$ this implies $xy > 3k + \frac{3(k + bR)}{3} = 3k + \frac{k(R + 3)(R - 3)}{3} = \frac{kR^2}{3}$. Thus $x, y > \frac{kR}{3}$, since $0 \leq x, y < R$.

The number of pairs $(x, y)$ with $x, y > \frac{kR}{3}$ and $xy > \frac{kR^2}{3}$ is approximated as

$$\frac{3 - k}{3} \cdot \frac{kR^2}{3x} = \frac{(3 - k)R^2}{3} - \frac{kR^2}{3} \cdot \log \left(\frac{3}{k}\right)$$

For $3k \leq a < 3(k + 1)$ the probability that $xy \equiv a \pmod{\tilde{p}}$ for a pair $(x, y)$ may be approximated as $\frac{3}{\pi} \cdot \frac{\phi(\tilde{p})}{R}$ (where $\phi$ denotes Euler’s totient function). This leads to

$$\left(\frac{\phi(\tilde{p})}{R}\right) \cdot R \sum_{k=1,2} \left(3 - k - k \log \left(\frac{3}{k}\right)\right)$$

as a heuristic approximation for the total number of pairs $(x, y)$ where sloppy reduction modulo $\tilde{p}$ of the product $xy$ produces an incorrect result. Because $\frac{2\pi^2}{3} \approx 0.90896$, the sum equals about 0.90896, and 0.90896$ \cdot 1.09046 \approx 0.99118$, we find a heuristic upper bound of $\frac{3}{\pi}$ for the probability that sloppy reduction modulo $\tilde{p}$ of $xy$ is incorrect, assuming that $x$ and $y$ are drawn at random.

Incorrectness probability for other moduli. Sloppy reduction may be advantageous for other primes of the form $2^{2k + \ell} \cdot \ell$ for relatively small $\ell, m, c \in \mathbb{Z}_{>0}$. For $\ell = 6, 8, m = 38, c = 2 \in \{5, 9\}$, and the functions $\mathfrak{R}'(z_0 + z_12^{32}) = z_0 + z_1 m$ and $\mathfrak{S}'(z) = \mathfrak{R}'(z)$, sloppy reduction modulo either of the two primes $2^{32} - 2^\ell$ is defined as $\mathfrak{S}' \mod 2^{32}$, i.e., truncation of $\mathfrak{S}'$ to 32f bits (this works for $\ell = 4$ and $\ell = 1$ too). A heuristic upper bound of $\frac{3}{\pi}$ for the probability that sloppy reduction
Algorithm 2 Radix $2^{16}$ schoolbook multiplication of two four-tuples of 16m-bit integers.

Input: \( \{ \) two four-tuples \((a_1, a_2, a_3, a_4, b_1, b_2, b_3, b_4)\) of 16m-bit integers in radix $2^{16}$ represented by 2m 128-bit registers \(\{a[0], a[1], \ldots, a[m-1], b[0], b[1], \ldots, b[m-1]\}\) \( \} \)

Output: \( \{ \) a four-tuple \((c_1, c_2, c_3, c_4)\) of 32m-bit integers \(c_i = a_i \cdot b_i\), for \(i = 1, 2, 3, 4\), in radix $2^{16}$ represented by 2m 128-bit registers \(\{c[0], c[1], \ldots, c[2m-1]\}\) \( \} \)

1: \( \text{for } k = 0 \text{ to } m - 1 \text{ do} \)
2: \( c[m + k] = 0 \)
3: \( a[k] = \text{spu}_\text{sl}(a[k], 16) \)
4: \( b[k] = \text{spu}_\text{sl}(b[k], 16) \)
5: \( \text{for } j = 0 \text{ to } m - 1 \text{ do} \)
6: \( (e[0], c[j]) = \text{spu}_\text{split}(\text{spu}_\text{mhhadd}(a[0], b[j], c[m])) \)
7: \( \text{for } k = 1 \text{ to } m - 1 \text{ do} \)
8: \( (e[k], c[m + k - 1]) = \text{spu}_\text{split}(\text{spu}_\text{add}(\text{spu}_\text{mhhadd}(a[k], b[j], c[m + k]), e[k - 1])) \)
9: \( \lceil a[k], b[j], c[m + k], c[k - 1] \rceil \leq (2^{16} - 1)^2 + 2^{16} - 1 + 2^{16} - 1 = 2^{32} - 1 \text{ for } i = 1, 2, 3, 4 \) */
10: \( c[2m - 1] = c[m - 1] \)
11: \( \text{return } c[0], c[1], \ldots, c[2m - 1] \)

Algorithm 3 Division by $2^{16}$ modulo $p$ of a four-tuple of 128-bit integers.

Input: \( \{ \) a four-tuple \((x_1, x_2, x_3, x_4)\) of 128-bit integers in radix $2^{16}$ represented by eight 128-bit registers \(x[0], x[1], \ldots, x[7]\) \( \} \)

Output: \( \{ \) a four-tuple \((y_1, y_2, y_3, y_4)\) of 128-bit integers \(y_i \equiv x_i 2^{-16} \text{ mod } p\), for \(i = 1, 2, 3, 4\), in radix $2^{16}$ represented by eight 128-bit registers \(y[0], y[1], \ldots, y[7]\) \( \} \)

1: \( \text{Let } p[0], p[1], \ldots, p[6] \text{ be 128-bit registers representing } p_1 = p_2 = p_3 = p_4 = p \text{ in radix } 2^{16} \)
2: \( /* \text{Put } p \text{'s bits in the 16 most significant locations, if that has not been done beforehand } */ \)
3: \( \text{for } k = 0 \text{ to } 6 \text{ do} \)
4: \( p[k] = \text{spu}_\text{sl}(p[k], 16) \)
5: \( \nu = \text{spu}_\text{sl}(\text{spu}_\text{mulo}(x[0], r), 16) \text{ where } r \text{ is a register with } r_1 = r_2 = r_3 = r_4 = 47325 \)
6: \( (y[0], d) = \text{spu}_\text{split}(\text{spu}_\text{mhhadd}(p[0], \nu, x[0])) \) /* \(d\) is zero */
7: \( \text{for } k = 1 \text{ to } 6 \text{ do} \)
8: \( (y[k], y[k - 1]) = \text{spu}_\text{split}(\text{spu}_\text{add}(\text{spu}_\text{mhhadd}(p[k], \nu, y[k - 1]), x[k])) \)
9: \( (y[7], y[6]) = \text{spu}_\text{split}(\text{spu}_\text{add}(x[7], y[6])) \)
10: \( \text{return } y[0], y[1], \ldots, y[7] \)

modulo $2^{32} - m$ of $xy$ is incorrect, for random non-negative $x, y < 2^{32}$, follows as above. It uses

$$m-1 \sum_{k=1}^{m} \left( m - k - k \log \left( \frac{m}{k} \right) \right) \approx 342.552$$

and an argument involving $c = 2$ that is somewhat more contrived than the $\phi(p)$-argument above: for odd $a$ both $x$ and $y$ must be odd and integration is over the odd $x$’s only, for even $a$ each odd $x$ leads to a single even $y$ whereas each even $x$ leads to two $y$’s. Thus, the summation hides the observation that $\frac{1}{2} \cdot \frac{1}{2} + \frac{1}{2} \cdot \frac{1}{2} = 1$.

**Sloppy multiplication modulo $\tilde{p}$**. Alg. 2 depicts the algorithm for the SPU calculation of 4-way SIMD schoolbook multiplication of two four-tuples of $16m$-bit integers in radix $2^{16}$ representation [9]. The only subtlety in Alg. 2 is that none of the two 4-way SIMD additions in line 8 (spu_add and as part of spu_mhhadd) generates a carry. Alg. 1 and Alg. 2 are compatible: using Alg. 2 with $m = 8$, its four-tuple output can be simultaneously reduced modulo $\tilde{p}$ using Alg. 1, and the latter’s four-tuple output can again be used as one of the four-tuple inputs for Alg. 2. Sloppy multiplication modulo $\tilde{p}$ consists of a call to Alg. 2 with $m = 8$ followed by a call to Alg. 1.

All four outputs of Alg. 1 have a small probability not to be unique modulo $\tilde{p}$ (with only the residue classes 0, 1, and 2 modulo $\tilde{p}$ allowing two representations), but the outputs are not unique modulo $p$. Unique representations modulo $p$ are obtained as indicated below. As analyzed above, each output has a small probability to be incorrect; for instance, when 2 mod $\tilde{p}$ is represented as 2 + $\tilde{p} = R - 1$ and squared, the value $S((R - 1)^2) = R + 1$ is truncated to the incorrect result 1.

**Unique representation modulo $p$**. Given a four-tuple \((x_1, x_2, x_3, x_4)\) of integers modulo $\tilde{p}$ in \(\{0, 1, \ldots, R - 1\}\), a unique representation modulo $p$ is required for each $x_i$ at the end of each step of Pollard’s rho method. Least non-negative remainders modulo $p$ require computation of $x_i \mod p \in \{0, 1, \ldots, p - 1\}$ for $i = 1, 2, 3, 4$. A faster way to obtain unique representations modulo $p$ is to simultaneously calculate all $x_i 2^{-16} \mod p \in \{0, 1, \ldots, p - 1\}$. This is not the same as $x_i \mod p \in \{0, 1, \ldots, p - 1\}$, but that is not a problem as long as the distinguishing and partition properties are properly defined.
The computation of \( x_i 2^{-16} \mod p \) is done using a single Montgomery reduction [41] iteration in radix 2\^16. Because \( \frac{2}{3} \equiv 47325 \mod 2^{16} \), the value \( \nu_i = \frac{2}{3 \mod 2^{16}} = 47325 \mod x_i \), mod 2\^16 satisfies \( x_i + \nu_i p \equiv 0 \mod 2^{16} \), so that \( y_i = (x_i + \nu_i p)/2^{16} \equiv x_i 2^{-16} \mod p \). A unique representation in \( \{0, 1, \ldots, p - 1\} \) of \( y_i \), modulo \( p \) is obtained by observing that
\[
y_i \leq \frac{R - 1 + (2^{16} - 1)p}{2^{16}} < 3p,
\]
so that either \( y_i, y_i - p \), or \( y_i - 2p \) is in \( \{0, 1, \ldots, p - 1\} \).

A 4-way SIMD algorithm to perform the calculation of \( (y_1, y_2, y_3, y_4) \) given a four-tuple \( (x_1, x_2, x_3, x_4) \) as above is depicted in Alg. 3 (which in practice should be replaced by a version that uses radix 32\^2 as opposed to radix 2\^16 for the additions to the \( x_i \)'s). The unique representation is then obtained by two applications of the 4-way SIMD modular subtraction algorithm depicted in Alg. 4 with \( \ell = 4 \). Alg. 4 uses masks to avoid branching, and can simply be changed to have radix 32\^2 inputs or output. If it is used with \( b_i = m_i = p \), then the resulting \( c_i \) equals the input \( a_i \) if \( a_i < p \) but \( c_i \) equals \( a_i - p \) if \( a_i \geq p \), for \( i = 1, 2, 3, 4 \) simultaneously, as required.

**Pipelining.** To reduce bottlenecks in the even and the odd pipelines, the implementations of all algorithms presented here attempt to balance the two pipelines by shifting instructions between the two. Bottlenecks are also reduced by interleaving two 4-way SIMD processes, thereby considerably increasing overall throughput and reducing overall latency, sacrificing the (mostly irrelevant) latency per walk of Pollard’s rho method.

**Simultaneous inversion.** With \( r = 16 \) as chosen in Section 3.1 it is possible to store the data for 50 sequential interleaved 4-way SIMD walks in the SPU’s Local Store, synchronizing the walks at the point where the modular inverses are calculated. Per SPU we use the simultaneous inversion from Section 3.1 in a nested manner, not sharing inversions among multiple SPUs as the computational advantages would be outweighed by synchronization and communication overhead.

Let \( z_{ijk} \in F_p^* \) for \( 1 \leq k \leq 50, 1 \leq j \leq 2 \) and \( 1 \leq i \leq 4 \) denote the 400 elements for which the inversions will be shared per SPU. Using 99 (partially interleaved) 4-way SIMD sloppy multiplications modulo \( \bar{p} \) the four-tuple \( (\nu_1, \nu_2, \nu_3, \nu_4) \) of products \( \nu_i = \prod_{k=1}^{50} \prod_{j=1,2} \bar{z}_{ijk} \mod \bar{p} \) is calculated, for \( i = 1, 2, 3, 4 \) simultaneously while keeping the partial products. The four inverses \( \nu_i^{-1} \mod p \) are then calculated using simultaneous inversion at the cost of \( 3 \times (4 - 1) = 9 \) modular multiplications and one modular inversion (described in Section 4.5), possibly using a SIMD tree-based approach for the combination and unraveling. Finally, the individual inverses \( z_{ijk}^{-1} \mod p \) are calculated (in a representation modulo \( \bar{p} \)) at the cost of twice 99 4-way SIMD sloppy multiplications modulo \( \bar{p} \), by unraveling in 4-way SIMD fashion.

### 4.5 SIMD modular inversion on the SPU

The calculation of the modular inverse of a positive integer \( b \) in a residue class of the odd modulus \( a = p \) is outlined by the algorithm depicted in Alg. 5. It uses the binary version of the Euclidean algorithm from [31] to compute an almost Montgomery inverse \( b^{-1} r^k \mod p \) for some integer \( k \), because that allows fast implementation on the SPU. The factor \( 2^k \mod p \) is removed by table look-up of the value \( 2^{-k} \mod p \) (which equals \( 2^{1-k} \mod p \)) if \( (2^{1-k} \mod p) \in \{0, 1, 2, \ldots, p - 1\} \) is even and \( (2^{1-k} \mod p)^{-1} \) otherwise followed by sloppy multiplication modulo \( \bar{p} \) from Section 4.4.

Let \( d = \gcd(a, b) \). Let \( y \) be a solution of by \( d \mod a \). The algorithm has invariants
\[
\begin{align*}
&k_u, k_v \geq 0, \quad u, v > 0, \\
&u(2^{k_u+k_v}, y) \equiv rd \mod a, \\
&v(2^{k_u+k_v}, y) \equiv sd \mod a, \\
&\gcd(u, v) = d, \\
&us - vr = a, \\
&2^{k_u}u \leq a, \quad 2^{k_v}v \leq b, \\
&r \leq 0 < s.
\end{align*}
\]

The values of \( u \) and \( v \) are bounded by \( a \) and \( b \), respectively. The invariant \( a = us - vr \geq s - r \) bounds \( s \) and \( r \). For \( \ell = 4 \) both \( r \) and \( s \) fit in 128 bits. When the loop exits the subscript \( k_u + k_v \) is bounded as follows:
\[
2^{k_u+k_v} \leq (2^{k_u}u)(2^{k_v}v) \leq ab.
\]

At that the start of every iteration at least one of \( u \) and \( v \) is odd, by (3). If \( t_u \) and \( t_v \) are picked as large as possible, then the new \( u \) and \( v \) will both be odd, so that after the subtraction and next iteration’s shift \( u + v \) will be reduced by at least a factor of 2.

The trailing zero bit count of a positive integer \( k \) is the population count of \( \bar{k} \wedge (k - 1) \). Examining \( u \) and \( v \) simultaneously can therefore be done using the SPU’s population count instruction; however, it acts only on 8-bit data, so the resulting \( t_u \) and \( t_v \) may not be maximal. This increases the number of iterations performed by Alg. 5 by about 1%: with maximal \( t_u \) and \( t_v \) the number of iterations would be close to 0.706 times the bitlength of \( a \), as analyzed in [34]. Alg. 5 needs on average almost 80 iterations for inversion modulo \( p \).

The four differences \( u - v, r - s, v - u, \) and \( s - r \) are evaluated simultaneously. The loop is exited if neither \( u - v \) nor \( v - u \) needs a borrow. Otherwise, depending on the sign of \( u - v \) a mask is created to build a fast
branch-free selector of the parts of \((u,r,v,s)\) that must be updated. This, and the fact that we know that the inputs are co-prime, avoids the four branches from Alg. 5. The implementation does not take advantage of the decreasing sizes of \(u\) and \(v\) or of the initial small sizes of \(r\) and \(s\), but treats them all as \(32\)-bit integers. Nevertheless, it is quite efficient because only 4-way SIMD operations are carried out on the four-tuple \((u,r,v,s)\). For \(\ell = 4\) it is about 8.5 times faster than the implementation from \([29]\).

4.6 Timings and solution of the ECDLP

With parameters as selected above, the clock cycle counts for the various operations are listed in Table 3. It lists both the number of clock cycles used by a single operation for eight walks in parallel (organized as two interleaved 4-way SIMD processes), but also the artificial number of clock cycles used per operation and iteration in the third and fifth column, respectively: artificial because a single sloppy multiplication modulo \(\bar{p}\) for one walk is not completed in 54 clock cycles, but \(8 \times 54 \approx 430\) clock cycles suffice to do eight multiplications, one for each of eight walks.

Table 3 refers only to the cost of regular point addition, as iterations do not perform doublings: this saves code (and thus space) and makes the main inner-loop of the parallel walks branch-free at a negligible risk to drop off the curve (as argued in Section 3.1). The "Miscellaneous" category accounts for the retrieval of the \(i\)'s, data-shuffling, distinguished point checking, and all other overheads including occasional branching.

At 3.2GHz, an SPU performs about seven million iterations per second. With a 24-bit distinguishing property (of the unique representation of \(x^{2^{-16}} \mod p \in \{0,1,2,\ldots,p-1\}\), a single PS3 (six SPUs) produced on average five distinguished points every two seconds, i.e., at most 160-bytes per second in uncompressed format. The ethernet connecting a server with the 215 PS3s i.e., at most 160-bytes per second in uncompressed format.
the 112-bit prime number $p$ (or, most of the time, its 128-bit multiple $\tilde{p} = 2^{128} - 3$), and thus to well over $2^{60}$ operations on 32-bit or 64-bit integers. With our latest software the calculation would have taken less than four months. Because earlier versions were less efficient, the actual calculation took from January 13 to July 8, 2009. See also [6].

Slightly more than five billion distinguished points were collected. All distinguished points received were correct, indicating that none of the $5 \times 10^{11}$ sloppy reductions modulo $\tilde{p}$ was incorrect (each had probability argued to be less than $2^{-128} \approx 10^{-38.53}$ to be incorrect, Section 4.4), and that none of the walks dropped off the curve due to an overlooked doubling (which too would have happened with negligible probability, Section 3.1) – or that if such mishaps occurred they magically cancelled each others’ effect (a possibility that can safely be ruled out).

4.7 ECDLP over other finite fields

Based on the above, the performance for other prime field ECDLP instances can be estimated. For binary extension fields different methods apply, both for the underlying field arithmetic and for Pollard’s rho method; for such fields the reader is referred to [2].

If the prime does not have a special form, sloppy reduction cannot be used. For generic, odd moduli Montgomery arithmetic [41] can be used, because it is perfectly amenable to SIMD-implementation. It replaces modular multiplication by Montgomery multiplication, which consist of regular multiplication followed by (or interleaved with) Montgomery reduction. As a result special purpose sloppy reduction is replaced by generic Montgomery reduction. The latter is cost-wise roughly equivalent to ordinary schoolbook multiplication plus some overhead. An additional modular subtraction suffices to obtain a unique representation, if so required.

The average clock cycle count for two interleaved 4-way SIMD Montgomery multiplications for generic odd moduli of up to 128 bits is about 620, while the cost of obtaining all eight unique representations is reduced to 40 clock cycles [9]. As a result the total average clock cycle count per iteration is approximately 580, i.e., a slowdown by a factor of less than 1.3 compared to Table 3. The expected number of iterations is about 1.25 times the square root of the group size, and may thus be up to about $256 = 2^{(128−112)/2}$ times larger for 128-bit prime field ECDLPs compared to the 112-bit prime field ECDLP solved in Section 4.6. These figures do not take the improvements suggested in [6] into account.

For larger moduli overheads will have a relatively smaller effect on the cycle count, so that quadratic cost extrapolation for schoolbook multiplication will be too pessimistic. Thus, extrapolation of the figures from Table 3 to larger prime moduli must be done with care and should be validated by experiments. Nevertheless, naive extrapolation of the above 580 cycle count per iteration for 128-bit primes to $(160) \cdot 580 \approx 900$ cycles per iteration for a 160-bit prime turns out to be reasonably accurate [9]. This takes into account the smaller number of sequential processes because field elements require more storage. The growth of the expected number of iterations by a factor of up to 65536 = $2^{(160−128)/2}$, however, is more dramatic and implies that 160-bit prime ECDLPs are currently out of reach.

For larger prime fields it may pay off to replace schoolbook multiplication by a Karatsuba-like method. But all efforts to bend the quadratic growth of the cost of the underlying arithmetic are made futile by the unavoidable growth of the number of iterations: the sheer number of iterations will for the moment preclude realistic attempts to solve ECDLPs over such fields.
Table 3  Average clock cycle count for the operations carried out during an iteration of Pollard’s rho method on a single SPU that performs 50 sequential processes, each consisting of two interleaved 4-way SIMD iterations, for a total of 400 simultaneous walks per SPU.

<table>
<thead>
<tr>
<th>Operation (sloppy modulus ( \tilde{p} = 2^{128} - 3 ), modulus ( p = \frac{\tilde{p}}{1249} ))</th>
<th>Average # cycles per two interleaved 4-SIMD operations</th>
<th>Average # cycles per operation</th>
<th>Operations per iteration</th>
<th>Average # cycles per iteration</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sloppy multiplication modulo ( \tilde{p} ) (multiplication+reduction)</td>
<td>430 (318 + 112)</td>
<td>54 (40 + 14)</td>
<td>6</td>
<td>322</td>
</tr>
<tr>
<td>Modular subtraction</td>
<td>40 even, 24 odd: 40 total</td>
<td>5</td>
<td>6</td>
<td>30</td>
</tr>
<tr>
<td>Modular inversion</td>
<td>n/a</td>
<td>4941</td>
<td>( \frac{1}{100} )</td>
<td>12</td>
</tr>
<tr>
<td>Unique representation mod ( p )</td>
<td>192</td>
<td>24</td>
<td>1</td>
<td>24</td>
</tr>
<tr>
<td>Miscellaneous</td>
<td>544</td>
<td>68</td>
<td>1</td>
<td>68</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td></td>
<td></td>
<td></td>
<td><strong>456</strong></td>
</tr>
</tbody>
</table>

5 Conclusion

We developed SIMD multiplication modulo primes of the form \( 2^{2\ell} \pm m \in \mathbb{Z}_{>0} \) that achieves a speedup of approximately 30% over more traditional methods. It uses a redundant representation modulo \( 2^{2\ell} \pm m \) and a truncation-based reduction method, whose probability to produce an incorrect result has been argued to be very small. The method is suitable for error-tolerant applications, such as cryptanalytic ones.

As an application, we have shown the cryptanalytic potential of a commonly available toy by using a cluster of PlayStation 3 game consoles to solve an elliptic curve discrete logarithm problem over a 112-bit prime field. The runtimes and their extrapolations provide upper bounds for the effort required to solve larger instances of the same problem using a larger network of game consoles. Such a network is in principle accessible using programs such as BOINC [1]. Although surreptitious application of such programs would not be difficult to arrange for any miscreant who desires to do so, the effort required to solve a “practically relevant” problem remains staggering.

It was shown that the tag-tracing method from [19] can in principle be applied in elliptic curve context as well, but that scenarios are limited where the proposed method could lead to a speedup. The work reported here triggered deeper investigations into the negation map and the resulting fruitless cycles, and led to the concept and analysis of recurring cycles, reported in more detail in [13].

Acknowledgements

Much appreciated incisive comments by the reviewers helped improve the focus of this paper. This work was supported by the Swiss National Science Foundation under grant numbers 200021-119776, 200020-132160 and 206021-117409 and by EPFL DIT.

References


