Auxiliary submodule power supply for a medium voltage modular multilevel converter

A. Christe, M. Petkovic, I. Polanco, et al.

This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of EPFL’s products or services. Internal or personal use of this material is permitted. However, permission to reprint / republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permissions@ieee.org. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.
Auxiliary Submodule Power Supply for a Medium Voltage Modular Multilevel Converter
Alexandre Christe, Marko Petkovic, Ignacio Polanco, Milan Utvic, and Drazen Dujic

Abstract—The auxiliary submodule power supply is a vital component of a modular multilevel converter submodule or any multi-submodule converter. Considering the high isolation requirements and difficulties to provide power from the ground potential, the auxiliary submodule power supply must be simple, work reliably and not compromise the submodule’s reliability. A flyback supply from the submodule’s dc link with multiple sets of isolated secondary windings solves at once the low-voltage generation and the required voltage isolation for semiconductor gate circuits and protection without need for an externally supplied low-voltage input to the submodule (high-isolation connection). This paper presents an isolated, flyback-based auxiliary submodule power supply with planar magnetic, printed circuit board integrated windings and multiple isolated outputs for a medium voltage modular multilevel converter as well as detailed electrical and magnetic mathematical modelling, technological integration challenges description and proper experimental test considerations.

Index Terms—Auxiliary submodule power supply (ASPS), flyback, modular multilevel converter (MMC), planar transformer.

NOMENCLATURE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{sm}$</td>
<td>Submodule voltage.</td>
</tr>
<tr>
<td>$L_p$</td>
<td>Flyback transformer primary inductance.</td>
</tr>
<tr>
<td>$I_p$</td>
<td>Primary peak current.</td>
</tr>
<tr>
<td>$D$</td>
<td>Duty cycle.</td>
</tr>
<tr>
<td>$f_{sw}$</td>
<td>Switching frequency.</td>
</tr>
<tr>
<td>$N$</td>
<td>Turns number.</td>
</tr>
<tr>
<td>$\mu_0$</td>
<td>Permeability in vacuum.</td>
</tr>
<tr>
<td>$\mu_r$</td>
<td>Relative permeability.</td>
</tr>
<tr>
<td>$\kappa$</td>
<td>Magnetic reluctance.</td>
</tr>
<tr>
<td>$l_g$</td>
<td>Air-gap length.</td>
</tr>
<tr>
<td>$V_{DS}$</td>
<td>Drain to source voltage.</td>
</tr>
<tr>
<td>$V_L$</td>
<td>Voltage spike due to the leakage inductance.</td>
</tr>
<tr>
<td>$V_D$</td>
<td>Rectifier diode forward voltage drop.</td>
</tr>
<tr>
<td>$R_{load,s}$</td>
<td>Equivalent load resistance.</td>
</tr>
<tr>
<td>$C_{out,s}$</td>
<td>Equivalent output capacitance.</td>
</tr>
<tr>
<td>$R_{ESR,s}$</td>
<td>Equivalent series resistance.</td>
</tr>
</tbody>
</table>

I. INTRODUCTION

The modular multilevel converter (MMC) is being considered as the most promising technology in the medium-voltage high-power conversion field. Desirable characteristics such as modularity, scalability, high efficiency and outstanding harmonic performance are achieved by means of the connection of a large number of low-voltage rating submodules (SMs). In recent years, at MMC system level, modulation techniques, modelling and control strategies have been the main topics for specialized researchers and industry. Less attention has been paid to the submodule (SM) level since, in most cases, it is a simple and well known topology. Nevertheless, in a real implementation, the SM is a complex and challenging integration of 1) a half or full IGBT-based power bridge, their gate drivers and dc bus capacitors, 2) a hardware-level over-voltage and over-current circuit detection and their bypass circuit, 3) critical voltage, current and temperature measurements, 4) a control unit to perform analog-to-digital conversions, control actions, monitoring and upstream communication protocols, and 5) an auxiliary submodule power supply (ASPS) to supply with a low voltage each component. In this sense, ASPS’s technological selection along with designing, manufacturing and testing process must receive particular attention since high voltage isolation requirements have to be achieved among other critical characteristics as reliability, safety, practicality, efficiency and cost-effectiveness.

Solutions such as tapped-inductor buck converter with one or multiple series connected switches in the high-voltage side and a single non-isolated output are presented in [1] and [2] respectively. Additional components are needed in multi-switch topologies in order to synchronize their operation. Conversely, an isolated and centralized external power supply based on a LLC resonant converter is presented in [3] with the starting-up possibility from de-energized converter. Widely used, isolated and non-centralized internal power supply solutions based on flyback converters are popular choices. For instance, [4] presents a common flyback design to address high voltage power electronics device supply. [5] shows a two-switches flyback power supply for a 1300 V SM input voltage, where proper switches synchronization has to be addressed to avoid voltage stress and voltage oscillations across them. [6] shows a high voltage input auxiliary power supply based on a two stages cascade flyback converter. The
first stage is based on flyback converter and the second stage is based on a commercial power supply. In this case, a stability model between both stages must be established to achieve proper operation. Single power switch [7], [8] and two switches [9] input-series output-parallel (ISOP) power supplies have been presented as well. Even though ISOP configuration is able to meet a high-voltage input and high-power output with a simple principle, it must overcome technical challenges beyond flyback’s design, such as input capacitor voltage balance, start-up synchronization and input voltage unbalance protection. It is also important to emphasize that previously presented solutions have left aside other critical design aspects as well as construction and test considerations. In fact, [1], [2], [4]–[9] do not consider partial discharge test and show only one low-voltage output, which may not be enough to supply all circuits in a SM or may require an extra (commercial) isolated power supply. Solely [6] presents stability test, [5] presents thermal test and [7] presents shut-down test, while [3], [4] do not show start-up test.

This paper proposes an isolated, flyback-based ASPS with planar magnetic, PCB integrated windings and multiple isolated outputs as a feasible and simple low-voltage components power supply solution for a SM in a medium voltage MMC application. Additionally, this paper describes extensively its design procedure, taking in account electrical and magnetic mathematical modelling, technological integration challenges as well as proper experimental test considerations. Section II presents an overview of the SM application and characteristics, giving way to ASPS’s requirements. Section III describes the electrical design procedure and presents the main mathematical expressions and assumptions. Section IV presents the detailed design of a planar transformer with printed circuit board (PCB) integrated windings, which is supported by finite element method (FEM) simulations. Section V derives a small signal model and control loop design for the case of a flyback with multiple outputs. Section VI provides the final implementation results as well as a thorough experimental verification of the ASPS operation. Section VII concludes the paper.

II. SUBMODULE APPLICATION OVERVIEW

Even though MMCs are intended to be used in a wide range of applications, by way of illustration, a 0.5 MVA rectifier, made out of two MMCs with 48 low voltage SMs in each, has been considered [10], able to generate arbitrary voltage in the range of 10 kV at its dc terminals (cf., Fig. 1). The MMC SM (cf., Fig. 2) is built with a 1.2 kV/50 A IGBT H-bridge module, which can operate either as unipolar or bipolar SM depending on the hardware reconfiguration (HR) connection. The capacitor bank is made out of 6 × 1.5 mF/400 V electrolytic capacitors, for a total SM capacitance of 2.25 mF. The SM’s bypass is a twofold: a fast and non-permanent bypass is realized with a 1.2 kV/72 A antiparallel thyristors module (THYB), while the permanent SM bypass is provided by a relay. The SM’s bypass is either triggered by the local SM controller (e.g., in case a gate driver fault is detected) or as last resort with a chain of transil diodes located at the SM terminals to detect over-voltages (OVD). Additional information on the MMC design is available in [11]–[14]. Consequently, isolated voltages have to be provided to the semiconductor’s gate drivers (IGBTs), SM’s controller, ASPS self-supply and protection circuit (over voltage detection sub-circuitry, anti-parallel thyristors and permanent bypass relay). This can be realized at once with a transformer1 with multiple outputs (cf., Fig. 3). The transformer described and designed must have six sets of secondary windings:

\[ 1 \times 5 \text{ V}, 4 \text{ W} \text{ for the SM’s controller supply} \left( V_{\text{out, 5V}} \right). \]

1Even though the magnetic circuit in a flyback converter is actually a multi-winding inductor, for the sake of brevity and schematic representation, we will refer to it as a multi-winding transformer in this paper.
Fig. 2. MMC SM functionality: hardware reconfiguration (HR), anti-parallel thyristor bypass (THYB), relay bypass (RELB), over-voltage detection (OVD) and SM controller (CTRL). The SM’s reference potential is common with the controller ground and is connected to the SM’s enclosure that is on a floating potential.

Fig. 3. Simplified flyback circuit with 7 sets of windings as a result of specific design requirements. The bias circuit and additional filtering elements have been omitted. The pin numbers are matching the ones on the planar transformer PCB. Each IGBT gate driver is supplied by a separated winding.

TABLE I

<table>
<thead>
<tr>
<th>Winding</th>
<th>Voltage (V)</th>
<th>Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>Primary (pri)</td>
<td>200</td>
<td>≈20 W</td>
</tr>
<tr>
<td>Protection (prot)</td>
<td>80</td>
<td>15 W-15 s</td>
</tr>
<tr>
<td>+5 V</td>
<td>5</td>
<td>4 W</td>
</tr>
<tr>
<td>+15 V</td>
<td>15</td>
<td>1 W max.</td>
</tr>
<tr>
<td>Gate drivers (GD) (4x)</td>
<td>15</td>
<td>1.5 W each</td>
</tr>
</tbody>
</table>

The output has to be tightly regulated in closed-loop. In practice, this is a tapped winding with the $V_{+15V}$ winding used to power the PWM controller. The SM’s ground potential is common with the SM controller’s ground.

- $4 \times 15\,\text{V}$, 1.5 W for the IGBT gate drivers ($V_{\text{out},\text{GD1..4}}$). An additional 900 V isolation is required between the upper and lower gate driver’s windings.
- $1 \times 80\,\text{V}$, 15 W for 15 s operation when activated for the protection circuit ($V_{\text{out,prot}}$). The voltage is on purpose high in order to obtain a sufficiently large energy buffer with a relatively low storage capacitance value ($E \propto V^2 - E \propto C$ trade-off).

The SMs are first charged passively from outside (e.g., with an inrush current limiting resistor from the ac side). In that way, it only gets charged to the peak of the ac voltage, which roughly corresponds to approximately 35% of the nominal SM voltage. As a consequence, in order to enable active charging (in closed-loop), the ASPS should start its operation at a relatively low voltage. The minimum SM voltage at which the ASPS is expected to operate is set to $V_{\text{SM,\text{min}}} = 200\,\text{V}$. The nominal SM voltage is $V_{\text{SM,nom}} = 625\,\text{V}$ (considering a connection with a 5 kV dc bus, with 8 SM per branch of one MMC). The maximum SM voltage, related to the threshold voltage at which the SM’s bypass gets activated for preserving its components (both the IGBTs and capacitors), is set to $V_{\text{SM,\text{max}}} = 900\,\text{V}$. The estimated ASPS input power is 20 W. The specification for the planar transformer is summarized in Table I.

### III. ASPS Electrical Design

For sake of simplicity, the following developments consider only one secondary. All the results presented in this section can be extended to the case with six (or more) outputs.

#### A. PWM Controller

As the input ASPS voltage and load vary over a wide range,
the IC UCC28C44 [15] performing a current mode control is chosen. The control loop is the following: a fast inner control loop acts on the switch current (feedback of the primary current with a sensing resistor) and a slower outer control loop acts on the voltage (feedback of the +5 V controlled output voltage with a resistive divider. The other outputs are cross-regulated). Since both the input and +5 V output share the same ground, there is no need for an isolated feedback of the controlled voltage.

B. Duty Cycle and Primary Inductance

The maximum duty cycle, \( D_{\text{max}} = 0.5 \) is set by the PWM controller, which operates in discontinuous conduction mode (DCM). This condition, combined with the minimum SM voltage, gives the turns ratio between the primary and the secondary winding. For the calculation, the protection winding was taken, but the same holds for any other winding:

\[
D_{\text{max}} = \frac{V_{\text{prot}} N_p}{V_{\text{prot}} N_p + V_{\text{SM, min}} N_s, \text{prot}} = 0.5 \rightarrow \frac{N_p}{N_s, \text{prot}} = \frac{5}{2} \tag{1}
\]

The condition on the turns ratio and maximum SM voltage gives the minimum duty cycle:

\[
D_{\text{min}} = \frac{V_{\text{prot}} N_p}{V_{\text{prot}} N_p + V_{\text{SM, max}} N_s, \text{prot}} = \frac{2}{11} \approx 0.182 \tag{2}
\]

Additionally, the nominal duty cycle is estimated to \( D_{\text{nom}} = 0.242 \), which is relevant for evaluating the magnetic field density norm and eventual saturation level in the transformer core. The primary inductance to be matched is defined in (3). This value is relevant for the choice of the semiconductor’s current rating.

\[
L_p = \frac{V_{\text{SM, min}}^2 D_{\text{max}}^2}{2 f_{\text{sw}} I_{\text{in}} I_{\text{sw}}} \tag{3}
\]

The obtained primary inductance is \( L_p = 12.5 \text{ mH} \) with \( f_{\text{sw}} = 20 \text{ kHz} \), which was found as trade-off between the efficiency and power density.

C. Semiconductor Device Sizing

The semiconductor device selected for this application is an N-channel enhancement mode MOSFET. The drain to source voltage that the MOSFET has to withstand is 1.41 kV. The current rating of the switch is:

\[
I_{\text{DS, pk}} = \frac{V_{\text{out}, +5V} (1 + D_{\text{max}}) N_p}{L_{\text{p, sw}}} = 0.4 \text{ A} \tag{5}
\]

The selected semiconductor device is the 1.5 kV/2 A 2SK4177 MOSFET from ON Semiconductor [17]. The 2SK4177 comes in a TO-263-2L package, which perfectly conforms to the space constraints on the SM.

D. MOSFET Gate Driver

The selected MOSFET has a gate capacitance \( Q_{\text{g(on)}} = 39 \text{ nC} \). The peak gate current is limited by an additional gate resistor, so that it remains below one third of the maximum current that the PWM controller can output (\( I_{\text{g,max}} = 1 \text{ A} \)). Taking into account the 10 \( \Omega \) impedance to rail of the controller, a safe choice is around 35 \( \Omega \). For the discharge, the sink to ground can take much higher current, so a small 15 \( \Omega \) is put in series with a Schottky diode on the return path, all in parallel with the 35 \( \Omega \) resistor.

E. Snubber Circuit

In order to protect the MOSFET from voltage spikes, a RCD snubber circuit is used, as indicated in Fig. 3. The snubber resistor \( R_{\text{sn}} \) and capacitor \( C_{\text{sn}} \) values are obtained from (6b) and (6c) according to [18]. The snubber voltage \( V_{\text{sn}} \) is taken as 2–2.5 times the reflected output voltage \( V_{\text{ref}} = 240 \text{ V} \) slightly higher than \( (N_p/N_s, +5V) V_{\text{ref}} \) due to the leakage inductance. The leakage inductance is considered to be 3% of the magnetizing inductance, i.e., \( L_{\sigma} = 375 \mu \text{H} \). The snubber voltage ripple \( \Delta V_{\text{sn}} \) should not be greater than 10%–15%.

\[
\Delta V_{\text{sn}} = \frac{V_{\text{sn}}}{C_{\text{sn}} R_{\text{in,sw}} I_{\text{sw}}} \tag{6a}
\]

\[
R_{\text{sn}} = \frac{V_{\text{sn}}}{\frac{1}{2} f_{\text{sw}} I_{\text{DS, pk}} I_{\text{sw}} V_{\text{sn}}}{I_{\text{ref}} V_{\text{ro}}} \tag{6b}
\]

\[
C_{\text{sn}} = \frac{V_{\text{sn}}}{R_{\text{sn}} \Delta V_{\text{in,sw}} / \Delta f_{\text{sw}}} \tag{6c}
\]

As a result, the values of the snubber resistor and capacitor are 192 k\( \Omega \) and 2.7 nF respectively. The snubber diode is BYG10Y, with \( V_{\text{RMM}} = 1.6 \text{ kV} \) [19].

F. Start-up Circuit

A series R-C bias circuit powers the PWM controller from the dc-link until the \( V_{+5V} \) output gets activated (the turn-off threshold for the PWM controller is \( V_{\text{DD}} = 14.5 \text{ V} \), while the turn-off threshold is \( V_{\text{DD}} = 9.5 \text{ V} \). The bias circuit is sized...
considering \( V_{SM}(t) = \frac{dV_{SM}}{dt} t \) (approximately, linear behavior at beginning of capacitor charge) with \( \frac{dV_{SM}}{dt} = 1450 \text{ V/s} \) (from 0 V to 290 V in 200 ms from passive charging) and \( V_{DD} = 14.5 \text{ V} \) past 0.5 s. The resistor and capacitor \( R_{ag} \) and \( C_{in} \) are obtained with (7).

\[
V_{DD}(t) = \frac{dV_{SM}}{dt} (t - R_{in} C_{in}) + \frac{dV_{SM}}{dt} R_{in} C_{in} e^{-\frac{t}{R_{in} C_{in}}} \tag{7}
\]

Choosing \( R_{in} = 1.4 \text{ M} \Omega \) and \( C_{in} = 10 \mu F \), \( V_{DD} \) will take 533 ms to reach the desired voltage. A 18 V Zener diode prevents \( V_{DD} \) from exceeding the controller limit.

### G. Output Filtering and Rectification Diodes

Since \( V_{out,+SV} \) is supplying the SM controller, the voltage ripple on this output must be lower than specified by the SM controller. For this reason, a minimum \( 1\% \Delta V_{pk, pk} \) is allowed, i.e., 50 mV. According to [20]:

\[
C_{out,min,+SV} = \frac{I_{out,max,+SV} \Delta V_{pk, pk}}{f_{sw} V_{pk, pk}} \tag{8}
\]

This leads to \( C_{out,min,+SV} = 0.4 \mu F \). The actual filter capacitance is increased to 3 mF for safety margin.

For the +15 V output, no large capacitance is needed, since the power consumption is low. \( C_{out,+1SV} \) is set to 11 \mu F.

The current flowing through the gate driver outputs is approximately 100 mA and the maximum ripple allowed is \( \Delta V_{pk, pk} = 100 \text{ mV} \). For the gate driver outputs, the minimum capacitance is \( C_{out,min,GD} = 25 \mu F \). The actual filter capacitance is increased to 100 \mu F for safety margin.

The protection output is not requiring any filtering, since a larger energy buffer (required to activate the permanent bypass in case of supply loss) is present on the receiver end.

The output rectifier diodes used are MURS340 [21] for the \( V_{SV} \) output and MURS160 [22] for all the other outputs. The reason for this choice is the current rating of MURS340 and MURS160 of 1 A and 3 A, respectively. These ratings are high enough compared to the output current flowing through them, which is in range of 67–800 mA, according to Table I.

### IV. ASPS Magnetic Design

The magnetic part of the ASPS comprises a planar transformer with seven windings in total (cf., Fig. 3). The use of PCB integrated windings allows for a very compact transformer design, which means cores with small window heights are well suited. Moreover, all units will have almost identical electrical parameters. The design presented in this paper has considered the following manufacturing constraints and minimum requirements: 1) track width of 200 \mu m and 2) 200 \mu m track spacing if the tracks belong to the same net (i.e., winding). The main impact of those constraints results in the maximum achievable number of turns per layer, or in the minimum number of layers per winding.

#### A. Reluctance Model

A combination of a ferrite planar E-core and its matching I-core is selected in order to obtain a design with a reasonable window height utilization. An air-gap is considered on the center limb, where the majority of the magnetic energy is stored during the power transfer from the primary to the secondaries. The PCB containing the windings is placed at the bottom of the window area (the furthest from the air-gap) in order to minimize the winding losses [23]. The core geometry and its parametrization are presented in Fig. 4(a).

The detailed expressions for each reluctance according to the partitioning in Fig. 4(b) are given in (9). The core reluctance expressions follow [24].

\[
\begin{align}
R_1 &= \frac{\pi}{8} \left( \frac{H + F/2}{\mu_0 \mu_r(I_{p,max})} \right) C(H + F/2)/2 \tag{9a} \\
R_2 &= \frac{M}{\mu_0 \mu_r(I_{p,max})} CL \tag{9b} \\
R_3 &= \frac{\pi}{8} \left( \frac{H + L}{\mu_0 \mu_r(I_{p,max})} \right) C(H + L)/2 \tag{9c} \\
R_4 &= \frac{D}{\mu_0 \mu_r(I_{p,max})} CL \tag{9d} \\
R_5 &= \frac{\pi}{8} \left( \frac{(B - D) + L}{\mu_0 \mu_r(I_{p,max})} \right) C((B - D) + L)/2 \tag{9e} \\
R_6 &= \frac{M}{\mu_0 \mu_r(I_{p,max})} C(B - D) \tag{9f} \\
R_7 &= \frac{8}{\pi} \left( \frac{(B - D) + F/2}{\mu_0 \mu_r(I_{p,max})} \right) C((B - D) + F/2)/2 \tag{9g} \\
R_8 &= \frac{D - I_{ag}}{\mu_0 \mu_r(I_{p,max})} C(F/2) \tag{9h} \\
2R_{core} &= \sum_{i=1}^{8} R_i \tag{9i}
end{align}
\]

The air-gap reluctance \( R_{ag} \) accounts for the fringing flux (the effective air-gap is larger than the core’s cross-section at the air-gap) as presented in [25]. Details about its calculation are presented in Appendix. The total circuit reluctance is given as a function of the air-gap length:

\[
R_{tot}(I_{ag}) = \frac{1}{2} \left( 2R_{core} + R_{ag} \right) \tag{10}
\]
209A. CHRISTE et al.: AUXILIARY SUBMODULE POWER SUPPLY FOR A MEDIUM VOLTAGE MODULAR MULTILEVEL CONVERTER

Fig. 4. Ferrite core. (a) Geometry parametrization. (b) Magnetic circuit partitioned into reluctances. For symmetry reasons, only its half is represented.

B. Design Optimization

The design specifications are summarized in Table II. The first element to be evaluated is the minimum allowable number of turns on the primary winding so that the maximum flux density in the core remains way below saturation ($B_{\text{max}} = k_{\text{sat}}B_{\text{sat}} < B_{\text{sat}}$). Note that $k_{\text{sat}}$ can be relatively high (close to one) without affecting the performance of the converter at nominal SM voltage, since both the peak primary current and the duty cycle (close to $D_{\text{nom}}$) are decreasing.

$$B_{\text{max}} = \frac{\Phi_1}{2A_8} = \frac{L_p I_{\text{p,max}}}{N_p 2A_8} = \frac{V_{\text{SM,max}} D_{\text{min}} T_{\text{sw}}}{N_p 2A_8}$$

$$\Rightarrow N_{p,\text{min}} = \text{ceil} \left( \frac{V_{\text{SM,max}} D_{\text{min}} T_{\text{sw}}}{2A_8 B_{\text{max}}} \right)$$

(11)

where $2A_8 = FC$ is the core center limb’s cross-section. $L_p$ is matched by adjusting the air-gap length:

$$L_p = \frac{N_p^2}{R_{\text{sat}}(l_{\text{ag}})}$$

(12)

Notably, for costs reasons, the number of turns (i.e., indirectly the number of layers in the PCB) should be kept at a minimum. This means smaller core sizes (e.g., 1804), for which $N_{p,\text{min}}$ will be inevitably large in order to prevent the core’s saturation, are discarded. On the other hand, large core sizes (e.g., 6450) require low $N_{p,\text{min}}$, but are discarded due to space constraints on the SM.

A transformer design tool encompassing the above discussed design steps is built (cf., Fig. 5). The core database comprises the core’s geometry parameters as well as the material’s $B$-$H$ curve, from which the relative permeability is derived. The input parameters are specific to the desired design.

C. Design Results

The core database is built with planar EI cores from Cosmo Ferrites [26]. The selected ferrite material is CF297, whose $B$-$H$ curve is shown in Fig. 6. The choice was based on the material availability from the supplier. The fitted Jiles-Atherton [27] parameters are indicated in Table III. Its $B$-$H$ and corresponding relative permeability curves are shown in Fig. 7. The design results are shown in Fig. 8. For the selected design, the inductance contribution from the core and the airgap are given by:

$$L_{p,\text{core}} = \frac{N_p^2 R_{\text{core}}}{R_{\text{tot}}^2} = 565 \mu \text{H}$$

$$L_{p,\text{ag}} = \frac{N_p^2 R_{\text{ag}}}{R_{\text{tot}}^2} = 11.9 \text{ mH}$$

meaning that the influence of the peak primary current on the primary inductance value is negligible, as the magnetic energy is almost exclusively stored in the air-gap.

The turns numbers for the other windings are given by:

$$\frac{x}{N_{i,80}} = 80 \text{ V}$$

(13)
Fig. 6. B-H curve for the magnetic material CF297 at 25 °C.

TABLE III
JILES-ATHERTON FITTED PARAMETERS FOR CF297 FERRITE MATERIAL

<table>
<thead>
<tr>
<th>Ms</th>
<th>k</th>
<th>α</th>
<th>c</th>
<th>a</th>
</tr>
</thead>
<tbody>
<tr>
<td>332327</td>
<td>14.47</td>
<td>13.55</td>
<td>6 · 10⁻⁴</td>
<td>5.83 · 10⁻⁹</td>
</tr>
</tbody>
</table>

Fig. 7. Magnetization from Jiles-Atherton coefficients for CF297 ferrite material at 25 °C and derived relative permeability curves. The first curve is used as input to define the nonlinear magnetic material in the FEM simulations.

Fig. 8. Design algorithm results for a range of planar EI cores. The selected core combination (4328) is indicated in red. \( N_{p,min} = 120 \) and \( l_{ag} = 390 \) μm.

where \( x = V_{+5V}, V_{+15V} \). Finally, the turns numbers are summarized in Table IV.

D. FEM

In order to accurately capture the fringing effect, a 3D FEM model is built in Comsol Multiphysics® in order to verify the magnetic characteristics of the design. Even though 3D simulations come with a large computation overhead compared to 2D ones, they’re necessary to avoid ~ 4.5% difference in the air-gap length (observed for the selected design) in case only the fringing flux in \( \gamma \) plane is accounted for. The primary windings are lumped in one single conductor whose dimensions are the ones of the PCB where the windings have been integrated. The air-gap length is set to the designed value. For the first FEM simulation, the coil excitation is set to the maximum primary peak current (during start-up with \( D = 0.5 \)). The result is shown in Fig. 9. The obtained inductance value matches the analytical model with a relative error \( \varepsilon = -2\% \). In a second FEM simulation, the air-gap length is swept from 375 to 385 μm with the maximum peak primary current (cf., Fig. 10). It is found that \( l_{ag} = 377.5 \) μm reaches exactly the target \( L_p \). For the third FEM simulation, the primary peak current is

| Primary Protection +5V +15V Gate Drivers |
|-----------------|-----------------|-----------------|-----------------|-----------------|
| Primary Protection +5V +15V Gate Drivers |
| 120 | 48 | 3 | 9 | 9 |

Fig. 9. 3D FEM fields. (a) Magnetic field density (in [T]) with three orthogonal cut planes in the middle of the ferrite core (center at coordinate \( C/2, A/2, [B – D)/2 \)). (b) Magnetic field norm (in [A/m]) for \( I_{pri} = 0.8 \) A with three orthogonal cut planes in the middle of the air-gap (center at coordinate \( C/2, A/2, B – l_{ag}/2 \)). By integration of the magnetic energy, \( L_{p,core} = 750 \) μH and \( L_{p,air} = 11.5 \) mH, resulting in \( L_p = 12.25 \) mH.
swept from 0 to 1 A with 0.1 A step in order to observe the variation of the primary inductance with respect to the SM voltage variation. As the magnetic energy is mainly stored in the air-gap, the variation of the primary inductance value is barely existent (cf., Fig. 11).

E. Planar Transformer Layout

The planar transformer layout is designed in Altium Designer®. The windings are drawn thanks to the user script PlanarTXv0.7 tool. The tracks are spread across 12 layers. The need for high voltage (HV) isolation between winding sets results in creepage/clearance distances that have to be met in the PCB. The standard UL840 [28] is followed, considering a pollution degree 2 and an overvoltage category II. It is allowed to interpolate the values from the standard. While BT-epoxy laminates (like G200 from Isola Group [29]) offer superior dielectric properties, they’re generally not stocked by PCB manufacturers and can’t be requested for low order quantities. The laminate belongs to the material group IIIa (high comparative tracking index (CTI)). The minimum creepage and clearance distances are presented in Table V and Table VI, respectively.

The final PCB dimensions are 61.6 mm × 34.1 mm × 3 mm. The layer stack is shown in Fig. 12. While the layers layout is shown in Fig. 13. The copper layers spacing is selected according to the dielectric properties of the substrate and the minimum isolation voltage required for the design. As the primary winding is spread across 5 layers in order to comply with the manufacturing constraints regarding the minimum track width and track spacing, a full voltage isolation is required between each neighboring layer. Consequently, a 200 μm layer spacing is selected. A radiography to highlight one slice of the PCB in zr plane is shown in Fig. 14.

V. SMALL-SIGNAL MODEL AND CONTROL LOOP DESIGN

Small-signal flyback models have been presented, amongst others, in [31], [32]. They only focus on single output supplies, unlike this work. For a single output flyback operated in DCM, it is straightforward to build a small-signal model and construct an open-loop transfer function. Considering the specifications given in Table I, each output is taken into consideration and is modeled as a load resistor in parallel with an output capacitor. When dealing with multiple outputs flyback, all elements have to be taken into account and referred
Fig. 13. Flyback transformer PCB layers. (a) Primary layer #1. (b) Protection layer #1. (c) GD3. (d) Primary layer #2. (e) +5 V/+15V. (f) GD2 & GD4 (bottom switches). (g) Primary layer #3. (h) GD1. (i) Protection layer #2. (j) Primary layer #4. (k) Connections. (l) Primary layer #5. The 15 transformer pins are numbered clockwise from 12 o’clock. All vias not used as electrical connections (pin #1 to #15) are blind vias, as clearances cannot be met around the central opening of the ferrite core.

Fig. 14. Planar transformer PCB windings cut view is in the $zy$ plane, in the middle of the bottom horizontal section of Fig. 13, obtained by a micro computed tomography (CT) scanner [30]. Only 11 out of 12 layers are visible, since the connection layer (conn in Fig. 12) is not present where the cut view was made.

to the controlled output through the turns ratio according to Table IV. The relations between the referred and non-referred resistance and capacitance are given in (14), where $R_x$ and $C_x$ denote the output resistance and capacitance being referred and $N_t$ the number of turns.

$R_x \rightarrow +5V = \left( \frac{N_{+5V}}{N_t} \right)^2 R_x$  \hspace{1cm} (14a)

$C_x \rightarrow +5V = \left( \frac{N_{+5V}}{N_t} \right)^2 C_x$  \hspace{1cm} (14b)

Table VII lists the transformed values of the relevant circuit elements. The equivalent output resistance and capacitance are $R_{\text{load,eq}} = 2.43 \ \Omega$ and $C_{\text{out,eq}} = 6.85 \ \text{mF}$. It should be noted that the load resistor of the protection output is not taken into account, since in normal operation there is no load on this output (the protection circuit gets activated only in case of a fault). The parasitic elements, such as the ESR of the output capacitors, also have an impact on the overall loop(s) shape(s).
TABLE VII
OUTPUT RESISTORS AND CAPACITORS FOR DIFFERENT OUTPUTS AND THEIR VALUES REFERRED TO THE +5V CONTROLLED OUTPUT

<table>
<thead>
<tr>
<th>Circuit Element</th>
<th>Value</th>
<th>Referred to +5V output</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{\text{ohm,20V}}$</td>
<td>170 $\Omega$</td>
<td>18.9 $\Omega$</td>
</tr>
<tr>
<td>$R_{\text{ohm,15V}}$</td>
<td>225 $\Omega$</td>
<td>25 $\Omega$</td>
</tr>
<tr>
<td>$C_{\text{ohm,20V}}$</td>
<td>101 $\mu F$</td>
<td>901 $\mu F$</td>
</tr>
<tr>
<td>$C_{\text{ohm,15V}}$</td>
<td>11 $\mu F$</td>
<td>99 $\mu F$</td>
</tr>
<tr>
<td>$C_{\text{load}}$</td>
<td>470 nF</td>
<td>120 $\mu F$</td>
</tr>
</tbody>
</table>

TABLE VIII
DCM CURRENT-CONTROLLED FLYBACK SMALL-SIGNAL POLES, ZEROS AND DC GAIN, $N = N_{\text{INV}}/N_{\text{pp}}$ IS THE TRANSFORMER TURNS RATIO

\[
\begin{align*}
\omega_{\text{op1}} &= \frac{1}{\pi R_{\text{on}} C_{\text{on}}} \\
\omega_{\text{op2}} &= \frac{f_{\text{on}}}{\pi} \\
\omega_{\text{gappz}} &= \frac{f_{\text{on}}}{\pi} \frac{V_{\text{SM}}}{V_{\text{SV}}} \frac{V_{\text{SM}}}{V_{\text{SV}}} \\
\omega_{\text{gapz}} &= \frac{\omega_{\text{gappz}}}{2} \\
\text{dc gain} &= \frac{V_{\text{SM}}}{V_{\text{SV}}} \frac{R_{\text{load}}}{R_{\text{SM}}} \frac{L_{\text{n}}}{\omega_{\text{f}}} \frac{2\pi}{V_{\text{SM}} R_{\text{on}} C_{\text{on}}}
\end{align*}
\]

The output load impedance $Z_{\text{p}} = R_{\text{ESR}}, jX_{\text{p}}$ is referred to the regulated output winding and the ESR is $R_{\text{ESR}} = 20 \, \Omega$ (from the device datasheet). For the DCM current-mode controlled flyback, the poles, zeros and dc gain are summarized in Table VIII [33]. The parameters $R_{\text{sense}}$ and $D_{\text{on}}$ are the current sensing resistor and divider ratio between the current sense pin and the comparator inside the PWM controller. They equal 1.5 $\Omega$ and 3, respectively. The power stage transfer function is given by (15a), where $\omega_{\text{opgappz}}, \omega_{\text{gappz}}, \omega_{\text{opgappz}}, \omega_{\text{appz}}$ correspond to the poles and zeros positions in rad/s. The selected compensator is an active single-pole filter with a flat low-frequency response. Its transfer function is given by (15b).

\[
\begin{align*}
G_{p}(s) &= G_{o} \left( \frac{1 + s}{\omega_{\text{f}} \omega_{\text{f}}} \right) \left( 1 + s \frac{1}{\omega_{\text{f}} \omega_{\text{f}}} \right) \\
G_{c}(s) &= \frac{R_{o}}{R_{c}} \frac{1}{1 + s} \frac{\omega_{c} = 2\pi}{R_{c} C_{c}}
\end{align*}
\]

VI. EXPERIMENTAL RESULTS

A series of tests are conducted on the designed ASPS in order to verify that the design requirements are satisfied.

A. Planar Transformer Testing

The realized transformer (cf., Fig. 16) is tested first separately in order to verify that it is compliant with the design objectives. 125 custom gapped cores (gap on the center leg of the E core, as shown in Fig. 4) were ordered from Cosmo Ferrites. Grinding and gluing of the ferrite cores was preferred over shimming and clamping for its increased flexibility and precision (no dependency on the isolated sheet’s thickness).

1) Impedance measurements: The transformer is measured with an Omicron Bode 100 network analyzer. The results are shown in Fig. 17. In the low frequency region ($f < 1 \, \text{MHz}$), the characteristic is dominated by the core geometry and the air-gap, while in the high frequency region the characteristic is dominated by the parasitic elements in the PCB integrated windings. The transformer design experiences a main resonance at 228 kHz (which corresponds to a capacitance of 37.5 pF).

The gapping manufacturing repeatability process has been assessed by measuring the magnetizing inductance at 20 kHz for all 125 cores, as shown in Fig. 18. The mean value is 12.9 mH ($\sigma = 0.18 \, \text{mH}$), which is slightly higher than the target value of 12.5 mH, due the manufacturing process.

2) AC dielectric withstand test: The planar transformer’s PCB is tested in a Faraday cage with a single-phase high step-up line frequency test transformer (capable of generating voltages up to 100 kV) and an Omicron MPD600 partial discharge (PD) measurement system in order to see if any breakdown occurs in the substrate. As the primary layer is spread among five layers distributed almost symmetrically inside the layer stack, it is sufficient to perform a single test where the primary winding is shorted and all secondary windings are shorted together and tied to the same potential. A trapezoidal voltage profile according to the IEC 61800-5 standard [34] is applied and the results are shown in Fig. 19.

B. ASPS Testing

The designed ASPS is inserted on the MMC SM as is shown in Fig. 15(a), therefore real loads are connected to their outputs. Fig. 15(b) presents the complete SM that matches the functionality introduced in Fig. 2: (1) a power board, which holds the IGBT module, the capacitor bank, the bypass thyristor module, the bypass relay, the hardware reconfiguration, a branch current sensor and (2) a signal board, which holds the ASPS, the SM controller, four IGBT gate drivers, the protection circuit (with three large capacitors that provide a sufficient energy storage to bypass the SM in case of loss of the ASPS) and a pair of optical fiber modules for communication with the upper layer control. Fig. 15(c) shows the SM and MMC metallic enclosure to provide mechanical protection, field shaping functions and proper airflow path through the SMs.

1) Start-up test: Fig. 20 shows the start-up of the ASPS, performed with an SM voltage stepped from 0 V to 290 V in 200 ms (controlled by voltage supply in current limit mode).
Fig. 15. (a) Detailed and annotated view of boards in the SM. The numbers 1 to 4 correspond to the measurement points where thermocouples were attached on the planar transformer for thermal test. Also, $V_{out,+5V}$ rectifier diode thermocouple position is shown. (b) Assembled MMC SM with power and signal boards. (c) MMC SM with aluminum enclosure (top-left), SM’s drawer (bottom-left), MMC cabinet (right).

Fig. 16. Realized planar transformer. (a) Separate elements before assembly. (b) Assembled transformer. The PCB is 61.6 mm × 34.1 mm × 3 mm and the ferrite core 43.2 mm × 27.8 mm × 13.6 mm. The total planar transformer footprint is 61.6 mm × 43.2 mm.

Fig. 17. Transformer impedance measurements with an Omicron Bode 100 network analyzer from 100 Hz to 40 MHz. (a) Open-circuit test (all secondaries open), giving $L_p = 12.99 \, \text{mH}$ ($R_s = 48.12 \, \Omega$) at 20 kHz. (b) Short-circuit test (all secondaries shorted), giving $L_\sigma = 88.21 \, \mu\text{H}$ ($R_\sigma = 102.64 \, \Omega$) at 20 kHz. The curves are obtained with 1601 logarithmically spaced frequency points.

Fig. 18. Normal distribution of $L_p$ at 20 kHz for 125 unglued cores measured with an Omicron Bode 100 network analyzer.

Fig. 19. AC dielectric withstand test results. A full 50 Hz period allows to potentially identify a higher level of PD at high $dv/dt$. Additional statistics are provided in the top right corner.
Fig. 20. Start-up of the ASPS. The PWM controller supply voltage is slowly charged through the bias circuit until its turn-on threshold is reached (14.5 V). Then the gate pulse is released. The voltage \( V_{\text{DD}} \) is recovered once the +15V output gets charged.

Fig. 21. Steady-state operation at 640 V SM voltage with each winding loaded as in Table I.

2) Steady-state operation and efficiency: The steady-state operation at 640 V SM voltage of the ASPS is reported in Fig. 21. The outputs are within their ripple limits and a small jitter is observed at the switching instants. Only two gate drivers outputs are shown for sake of simplicity. The efficiency was measured to 89.4% (at rated load and rated input voltage), which is higher than the usual flyback efficiency (around 80%).

3) Shutdown test: The shutdown test was performed with an SM voltage step from its nominal value to 0 V by activating bypass thyristors at the input to short circuit the power source connection. Once \( V_{\text{SM}} \) is below 140 V, the ASPS is not able to maintain the \( V_{\text{+5V}} \) with \( D = 0.5 \) and \( \Phi \) falls until it is lower than the UVLO turn-off threshold (9.5 V). The ASPS stops its operation when the SM voltage is below 90 V. The complete SM shutdown time is around 36 s. The result is shown in Fig. 22. Once the ASPS stops its operation, the balancing circuit (hybrid balancing + discharge block in Fig. 15) ensures a finite converter discharge time.

4) Stability analysis: The stability analysis of the ASPS is performed with an Omicron Bode 100 network analyzer. A perturbation signal is injected through an injection resistor \( R_i = 20 \Omega \), that is inserted in the feedback loop (cf., Fig. 23), with a wide band 1:1 isolation transformer B-WIT 100. In this way, the power stage together with the compensator are seen by the network analyzer between the points A and B. The results shown in Fig. 24 present a close match between the theoretical and experimental loops, with slight differences at certain points. The reason for these differences might be the tolerance of the output capacitors, whose values should always be taken into consideration with prudence. The gain and phase margins measured are 28.5 dB and 100.1° which provides enough stability margin according to [35]. The glitches around \( f_{\text{sw}} \) and its multiples comes from the impossibility to perform an accurate measurement at these frequencies.

5) Thermal measurements: The thermal measurements are presented as an overall view of the ASPS, where the temperature was observed with a FLIR E60 infrared camera in Fig. 25. Additionally, the temperature at five specific locations on the ASPS (as shown in Fig. 15) were recorded over the span of one hour of operation at nominal SM voltage from cold start. OMEGA wireless thermocouples were used [36]. The results are shown in Fig. 26. Certain measurements points on the transformer experience EMI and consequently differ one from another. As a consequence, it was decided to
include an average of the measurements, which can represent the transformer temperature in a better way.

VII. CONCLUSION

This paper has presented an isolated, flyback-based ASPS with planar magnetic, PCB integrated windings and multiple isolated outputs for a 10 kV MMC with a maximum SM voltage of 900 V. Starting from its electrical specifications, the complete ASPS was designed. To guarantee a minimum variation of the magnetic component parameters in the ASPS of each of the 96 MMC SMs, a planar transformer has been favored over a wire-wound realization. The analytical design algorithm was supported by FEM simulations, where the design parameters were validated. The measurements of the magnetic parameters of the 125 custom gapped cores have shown an acceptable variation from the target value. AC dielectric withstand tests on the realized prototype have confirmed that the PD level is below the 10 pC threshold as designed for. Finally, a complete set of electrical tests have confirmed the proper operation of the ASPS in nominal conditions, at start-up and shutdown.

APPENDIX

The original concept for accounting for the fringing flux in gapped inductors was presented in 2D in [37]. Starting from a basic air-gap geometry illustrated in Fig. 27, its equivalent reluctance is calculated using the Schwarz-Christoffel transformation, resulting in:

$$R_{\text{basic}} = \frac{1}{\mu_0 \left( \omega l/4 \right)^2 \left[ 1 + \ln \frac{\pi D}{4l} \right]}$$

From there, more complex air-gap geometries can be obtained by an arrangement of basic air-gap geometries. In [25], an extension to pseudo 3D is made by combining the modified reluctances in two orthogonal planes whose intersection is parallel to the air-gap flux.

The combination of basic reluctances results into the following reluctance expressions on $zy$ and $zx$ planes (cf., Fig. 28):

$$R'_{\text{zy}} = \frac{1}{\mu_0 \left( F/2 \right)^2 \left[ 1 + \ln \frac{\pi (D - l) 4}{4l} \right]}$$

$$R'_{\text{basic,down}} = \frac{1}{\mu_0 \left( C/2 \right)^2 \left[ 1 + \ln \frac{\pi (B - l/2)}{2l} \right]}$$

$$R'_{\text{basic,up}} = \frac{1}{\mu_0 \left( C/2 \right)^2 \left[ 1 + \ln \frac{\pi H}{2l} \right]}$$

$$R'_{\text{zx}} = \frac{R'_{\text{basic,up}} + R'_{\text{basic,down}}}{2}$$

Finally, the air-gap reluctance with fringing flux is given by:

$$R_{\text{ag}} = \sigma_z \sigma_y \frac{l}{\mu_0 C(F/2)}$$
where

\[ \sigma_{zy} = \frac{R_{zy}}{l_{ag} F/2 \mu_0} \quad \text{and} \quad \sigma_{zx} = \frac{R_{zx}}{l_{ag} \mu_0} \]

(19)

REFERENCES


Alexandre Christe was born in Sion, Switzerland. He received the BSc and MSc degrees in Electrical Engineering from École Polytechnique Fédérale de Lausanne (EPFL), Switzerland in 2012 and 2014 respectively. From April 2014 to March 2018, he was as a Doctoral Assistant with the Power Electronics Laboratory. From May 2018 until August 2019, he was with ABB Corporate Research Center, Västerås, Sweden as Scientist. Currently he is with ABB Power Grids, Turgi, Switzerland. His research interests include the design, control and modulation of multilevel converters for medium voltage applications.

Marko Petkovic received his B.Sc in Electrical Engineering and M.Sc in Smart Grids Science and Technology degrees from the École Polytechnique Fédérale de Lausanne (EPFL), Switzerland, in 2014 and 2016, respectively. He did his M.Sc final project at the Power Electronics Laboratory (PEL) of EPFL in collaboration with the European Organization for Nuclear Research (CERN) and is since attached to PEL where he started his Ph.D. in August 2017. His field of research include system identification applied to power electronics and energy conversion system and the interaction between converters in power electronics dominated renewable energy systems.

Ignacio Polanco received the BSc. and MSc. degrees in Electrical Engineering from the University of Chile, Santiago, Chile, in 2014. From September 2018, he is a Doctoral Assistant with the Power Electronics Laboratory at École Polytechnique Fédérale de Lausanne (EPFL), Switzerland. His research is focused on medium/high voltage high power conversion.

Milan Utvic received the B.Sc. and M.Sc. degrees from the School of Electrical Engineering, University of Belgrade, Serbia, in 2002 and 2005, respectively, and the Ph.D. degree from the Liverpool John Moores University, Liverpool, U.K., in 2008, all in Electrical Engineering. From 2002 to 2006, he was with the Department of Electrical Engineering, University of Novi Sad as a Research assistant, and from 2006 to 2009 with Liverpool John Moores University as a Research Associate. From 2009 till 2013, he was with ABB Corporate Research Centre, Switzerland, as a Principal Scientist working on the power electronics projects spanning the range from low voltage/power SMPS in below kilowatt range to medium voltage high-power converters in a megawatt range. From 2013 till 2014, he was with ABB Medium Voltage Drives, Turgi, Switzerland, as R&D Platform Manager, responsible for ABB’s largest IGCT based medium voltage drive ACS6000. He is currently with École Polytechnique Fédérale de Lausanne (EPFL), Lausanne, Switzerland, as an Assistant Professor and the Director of the Power Electronics Laboratory. His current research interests include the areas of design and control of advanced high-power electronics systems and high performance drives. He has authored or coauthored more than 100 scientific publications and has filed twelve patents. He is an Associate Editor for IEEE Transactions on Industrial Electronics, IEEE Transaction on Power Electronics and IET Electric Power Applications. He has received the First Prize Paper Award by the Electric Machines Committee of the IEEE Industrial Electronics Society at IECON-2007. In 2018 he has received EPE Outstanding Service Award, and in 2014 the Isao Takahashi Power Electronics Award for outstanding achievement in power electronics.

Drazen Dujic received the Dipl. Ing. and M.Sc. degrees from the University of Novi Sad, Novi Sad, Serbia, in 2002 and 2005, respectively, and the Ph.D. degree from the Liverpool John Moores University, Liverpool, U.K., in 2008, all in Electrical Engineering. From 2002 to 2006, he was with the Department of Electrical Engineering, University of Novi Sad as a Research assistant, and from 2006 to 2009 with Liverpool John Moores University as a Research Associate. From 2009 till 2013, he was with ABB Corporate Research Centre, Switzerland, as a Principal Scientist working on the power electronics projects spanning the range from low voltage/power SMPS in below kilowatt range to medium voltage high-power converters in a megawatt range. From 2013 till 2014, he was with ABB Medium Voltage Drives, Turgi, Switzerland, as R&D Platform Manager, responsible for ABB’s largest IGCT based medium voltage drive ACS6000. He is currently with École Polytechnique Fédérale de Lausanne (EPFL), Lausanne, Switzerland, as an Assistant Professor and the Director of the Power Electronics Laboratory. His current research interests include the areas of design and control of advanced high-power electronics systems and high performance drives. He has authored or coauthored more than 100 scientific publications and has filed twelve patents. He is an Associate Editor for IEEE Transactions on Industrial Electronics, IEEE Transaction on Power Electronics and IET Electric Power Applications. He has received the First Prize Paper Award by the Electric Machines Committee of the IEEE Industrial Electronics Society at IECON-2007. In 2018 he has received EPE Outstanding Service Award, and in 2014 the Isao Takahashi Power Electronics Award for outstanding achievement in power electronics.